数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC5411FN 数据表(PDF) 48 Page - STMicroelectronics

部件名 STLC5411FN
功能描述  2B1Q U INTERFACE DEVICE
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC5411FN 数据表(HTML) 48 Page - STMicroelectronics

Back Button STLC5411FN Datasheet HTML 44Page - STMicroelectronics STLC5411FN Datasheet HTML 45Page - STMicroelectronics STLC5411FN Datasheet HTML 46Page - STMicroelectronics STLC5411FN Datasheet HTML 47Page - STMicroelectronics STLC5411FN Datasheet HTML 48Page - STMicroelectronics STLC5411FN Datasheet HTML 49Page - STMicroelectronics STLC5411FN Datasheet HTML 50Page - STMicroelectronics STLC5411FN Datasheet HTML 51Page - STMicroelectronics STLC5411FN Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 72 page
background image
Receive M5 and M6 overhead bits register
(RXM56) (read only)
After reset: 1FH
-
-
-
m51r m61r m52r
febr
nebr
When the line is fully activated (super frame syn-
chronized), STLC5411 extracts the overhead bits.
When one of the received spare bits m51, m61,
m52 is validated following the criterias selected in
the Configuration Register OPR. The RXM56 reg-
ister content is queued in the interrupt register
stack, if no mask overhead bits is set (see MOB
bit in CR4 register). If the FIE bit in OPR register
is set high, the RXM56 register content is queued
in the interrupt register stack each time the febe
bit is received equal zero with bit feb equal 0.
The CRC received from the far-end is compared
at the end of the superframe with the CRC calcu-
lated by the UID during that superframe. If an er-
ror is detected, the febe bit in the transmit direc-
tion is forced equal zero in the next superframe. If
the CIE bit in the OPR register is set high, the
RXM56 register is queued in the interrupt register
stack at each CRC error detected with bit neb
equal zero. It is always possible to read this regis-
ter by writing RXM56 bit = 1 in RXOH register.
Activation control register (TXACT)
After reset: 0FH
-
-
-
-
C4C3C2C1
This register is constituted of four bits: (C1, C2,
C3, C4). In GCI mode, this register is normaly ad-
dressed by means of the C/I channel, but it is
possible to address it by means of the MONITOR
channel (see CID bit in CR2 register).
Activation indication register (RXACT)
(read only)
After reset: 0FH
-
-
-
-
C4r
C3r
C2r
C1r
This Register is constituted of four bits: (C1r, C2r,
C3r, C4r). At each activation status change,
RXACT is queued in the interrupt register stack.
In GCI mode, the C1-C4 bits are directly sent on
the C/I channel or monitor channel depending on
the CID bit in CR2 register. Activation Indication
instructions are coded on 4 bits according to acti-
vation control description. It is always possible to
read this register by writting RXACT bit = 1 in
RXOH register.
Block Error counter 1 (BEC1)
(read only)
After reset: 00H
ec7
ec6
ec5
ec4
ec3
ec2
ec1
ec0
This Register indicates the binary value of the
Block Error up-counter 1. Error are counted ac-
cording to C2E bit setting in register OPR (nebe +
febe or nebe only). When counter one reachs the
threshold ECT1, BEC1 register is queued in the
interrupt stack. BEC1 is reset to zero when it is
read.
Block Error counter 2 (BEC2)
(read only)
After reset: 00H
ec7
ec6
ec5
ec4
ec3
ec2
ec1
ec0
This Register indicates the binary value of the
Block Error up-counter 2. Febe errors are always
counted. According to C2E bit setting in register
OPR, when counter one reachs the threshold
ECT2, BEC2 register is queued in the interrupt
stack. BEC2 is reset to zero when it is read.
Threshold Block Error Counter 1 register
(ECT1)
After reset: FFH
ect17
ect16
ect15
ect14
ect13
ect12
ect11
It is possible to load in this register the binary
value of a threshold for the Block Error counter
1.When Block error counter reachs this value, an
Interrupt relative to BEC1 register is loaded in the
interrupt stack. This can be used as an early
alarm in case of degraded transmission.
Threshold Block Error Counter 2 register
(ECT2)
After reset: FFH
ect27
ect26
ect25
ect24
ect23
ect22
ect21
It is possible to load in this register the binary
value of a threshold for the Block Error counter
2.When Block error counter reachs this value, an
interrupt relative to BEC2 register is loaded in the
interrupt stack. This can be used as an early
alarm in case of degraded transmission.
Receive status register - read command
(RXOH) (Write only)
EOC
M4
M56
ACT
0
STATUS
0
RST
Reset to zero of all the RXOH bits is automatic.
STLC5411
48/72



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com