STLC5411FN datasheet(6/72 Pages) STMICROELECTRONICS

6 / 72 page

PIN FUNCTIONS (no Specific Microwire / GCI Mode)

Note: all pin number are referred to Plastic DIP28 package.

Name

In/Out

Description

1, 4

LO+, LO-

Out, Out

Transmit 2B1Q signal differential outputs to the line transformer. When

used with an appropriate 1:1.5 step-up transformer and the proper line

interface circuit the line signal conforms to the output specifications in ANSI

standard with a nominal pulse amplitude of 2.5 Volts.

2, 3

LI+, LI-

In, In

Receive 2B1Q signal differential inputs from the line transformer.

5, 8

VCCA, VCCD

In, In

Positive power supply input for the analog and digital sections, which must

be +5 Volts +/-5% and must be directly connected together.

24, 9

GNDA,GNDD1

GNDD2

In, In

Negative power supply pins, which must be connected together close to

the device.

All digital and analog signals are referred to these pins, which are normally

at the system Ground.

TSRb

Out

(LT configuration only)

This pin is an open drain output normally in the high impedance state which

pulls low when B1 and B2 time-slots are active. It can be used to enable the

Tristate control of a backplane line-driver.

SCLK

Out

(NT configuration only)

15.36 MHz clock output which is frequency locked to the received line

signal active as soon as UID is powered up except in NT1 Auto

configuration (active only if S line activation is requested)

XTAL2

Out

The output of the crystal oscillator, which should be connected to one end

of the crystal, if used. Otherwise, this pin must be left not connected.

XTAL1

The master clock input, which requires either a parallel resonance crystal to

be tied between this pin and XTAL2, or a logic level clock input from a

stable source. This clock does not need to be synchronized to the digital

interface clocks (FSa, BCLK).Crystal specifications: 15.36 MHz +/-50ppm

parallel resonant; Rs

≤ 20 ohms; load with 33pF to GND each side.

MICROWIRE selection: When set high, MICROWIRE control interface is

selected. When set low, GCI interface is selected.

PIN FUNCTIONS (specific Micro Wire mode)

Name

In/Out

Description

FSa

In Out

Input or Output depending of the CMS bit in CR1 register, FSa is a 8 KHz

clock which indicates the start of the frame on Bx when FSa is input, or Bx

and Br when FSa is output.

Input or Output, the location of FSa relative to the frame on Bx or Bx and Br

depens of DDM bit in CR1 register, also the selected format.

FSb

In Out

Input or Output depending of the CMS bit in CR1 register, FSb is a 8 KHz

clock which indicates the start of the frame on Br when it is an input. When

it is an output, FSb is a 8 KHz pulse conforming with the selected format

and always indicating the second 64Kbit/sec channel of the frame on Br.

Input or Output, the location of FSb relative to the frame on Br depends of

DDM bit in CR1 register, also the selected format.

Out

2B+D datas tristate output. Datas received from the line are shifted out on

the rising edge (at the BCLK frequency or the half BCLK frequency if format

4 is selected) during the assigned time slot. Br is in high impedance state

outside the assigned time slot and during the assigned time slot of the

channel if it is disabled.

When D channel port is enabled, only B1 B2 are on Br.

STLC5411

6/72

STLC5411FN 数据表(PDF) 6 Page - STMicroelectronics

STLC5411FN 数据表(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表下载

链接网址

STLC5411FN 数据表(PDF) 6 Page - STMicroelectronics

STLC5411FN 数据表(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

数据表 下载

链接网址

数据表下载