STPCELITE datasheet(75/87 Pages) STMICROELECTRONICS

75 / 87 page

DESIGN GUIDELINES

Release 1.3 - January 29, 2002

75/87

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

6.4.3. PCI INTERFACE

6.4.3.1. Introduction

In order to achieve a PCI interface which work at

clock

frequencies

33MHz,

careful

consideration has to be given to the timing of the

interface with all the various electrical and

physical constraints taken into consideration.

6.4.3.2. PCI Clocking Scheme

The PCI Clocking Scheme deserves a special

mention here. Basically the PCI clock (PCICLKO)

is generated on-chip from HCLK through a

programmable delay line and a clock divider. The

nominal frequency is 33MHz. This clock must be

looped to PCICLKI and goes to the internal South

Bridge through a deskewer. On the contrary, the

internal North Bridge is clocked by HCLK, putting

some additionnal constraints on T0 and T1.

Figure 6-21. Clock Scheme

HCLK PLL

1/2

1/3

1/4

clock

Strap Options

PCICLKO

PCICLKI

HCLK

AD[31:0]

South

North

Deskewer

MUX

delay

STPC

MD[30:27]

MD[17,4]

MD[7:6]

Bridge

STPCELITE 数据表(PDF) 75 Page - STMicroelectronics

STPCELITE 数据表(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载