数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C51ED2-RDTUM 数据表(PDF) 70 Page - ATMEL Corporation

部件名 AT89C51ED2-RDTUM
功能描述  8-bit Flash Microcontroller
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C51ED2-RDTUM 数据表(HTML) 70 Page - ATMEL Corporation

Back Button AT89C51ED2-RDTUM Datasheet HTML 66Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 67Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 68Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 69Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 70Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 71Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 72Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 73Page - ATMEL Corporation AT89C51ED2-RDTUM Datasheet HTML 74Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 137 page
background image
70
4235K–8051–05/08
AT89C51RD2/ED2
Reset Value = 0001 0100b
Not bit addressable
16.3.5.2
Serial Peripheral Status Register (SPSTA)
The Serial Peripheral Status Register contains flags to signal the following conditions:
• Data transfer complete
• Write collision
• Inconsistent logic level on SS pin (mode fault error)
Table 16-4 describes the SPSTA register and explains the use of every bit in the register.
Table 16-4.
SPSTA Register
SPSTA - Serial Peripheral Status and Control register (0C4H)
4
MSTR
Serial Peripheral Master
Cleared to configure the SPI as a Slave.
Set to configure the SPI as a Master.
3
CPOL
Clock Polarity
Cleared to have the SCK set to ’0’ in idle state.
Set to have the SCK set to ’1’ in idle low.
2
CPHA
Clock Phase
Cleared to have the data sampled when the SCK leaves the idle state (see
CPOL).
Set to have the data sampled when the SCK returns to idle state (see
CPOL).
1
SPR1
SPR2 SPR1 SPR0 Serial Peripheral Rate
0
0
1F
CLK PERIPH /2
0
0
1F
CLK PERIPH /4
0
1
0 F
CLK PERIPH /8
0
1
1F
CLK PERIPH /16
1
0
0F
CLK PERIPH /32
1
0
1F
CLK PERIPH /64
1
1
0F
CLK PERIPH /128
1
1
1Invalid
SPR0
Bit Number
Bit Mnemonic
Description
7
6
5
4
3
2
1
0
SPIF
WCOL
SSERR
MODF
-
-
-
-
Bit Number
Bit
Mnemonic
Description
7
SPIF
Serial Peripheral Data Transfer Flag
Cleared by hardware to indicate data transfer is in progress or has been approved by a
clearing sequence.
Set by hardware to indicate that the data transfer has been completed.
6
WCOL
Write Collision Flag
Cleared by hardware to indicate that no collision has occurred or has been approved by a
clearing sequence.
Set by hardware to indicate that a collision has been detected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com