| 数据搜索系统,热门电子元器件搜索 |
|
AT89C51ED2-RDTUM 数据表(PDF) 21 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51ED2-RDTUM 数据表(HTML) 21 Page - ATMEL Corporation |
|
21 / 137 page ![]() 21 4235K–8051–05/08 AT89C51RD2/ED2 8. Dual Data Pointer Register (DPTR) The additional data pointer can be used to speed up code execution and reduce code size. The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1.0 (see Table 8-1) that allows the program code to switch between them (Refer to Figure 8-1). Figure 8-1. Use of Dual Pointer Table 8-1. AUXR1 Register AUXR1- Auxiliary Register 1(0A2h) External Data Memory AUXR1(A2H) DPS DPH(83H) DPL(82H) 0 7 DPTR0 DPTR1 7 6 5 4 3 2 1 0 - - ENBOOT - GF3 0 - DPS Bit Number Bit Mnemonic Description 7 - Reserved The value read from this bit is indeterminate. Do not set this bit. 6 - Reserved The value read from this bit is indeterminate. Do not set this bit. 5 ENBOOT Enable Boot Flash Cleared to disable boot ROM. Set to map the boot ROM between F800h - 0FFFFh. 4 - Reserved The value read from this bit is indeterminate. Do not set this bit. 3 GF3 This bit is a general-purpose user flag.(1) 2 0 Always cleared 1 - Reserved The value read from this bit is indeterminate. Do not set this bit. 0 DPS Data Pointer Selection Cleared to select DPTR0. Set to select DPTR1. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |