AT89C51ED2-RDTUM datasheet(11/137 Pages) ATMEL

11 / 137 page

4235K–8051–05/08

AT89C51RD2/ED2

Table 4-1.

Pin Description

Mnemonic

Pin Number

Type

Name and Function

PLCC44 VQFP44

PLCC68

VQFP64

VSS

Ground: 0V reference

Power Supply: This is the power supply voltage for normal, idle and

power-down operation

P0.0 - P0.7

43 - 36

37 - 30

15, 14,

12, 11,

9,6, 5, 3

6, 5, 3, 2,

64,

61,60,59

I/O

Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that

have 1s written to them float and can be used as high impedance inputs.

Port 0 must be polarized to VCC or VSS in order to prevent any parasitic

current consumption. Port 0 is also the multiplexed low-order address

and data bus during access to external program and data memory. In this

application, it uses strong internal pull-up when emitting 1s. Port 0 also

inputs the code bytes during EPROM programming. External pull-ups are

required during program verification during which P0 outputs the code

bytes.

P1.0 - P1.7

2 - 9

40 - 44

1 - 3

19, 21,

22, 23,

25, 27,

28, 29

10, 12,

13, 14,

16, 18,

19, 20

I/O

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1

pins that have 1s written to them are pulled high by the internal pull-ups

and can be used as inputs. As inputs, Port 1 pins that are externally

pulled low will source current because of the internal pull-ups. Port 1 also

receives the low-order address byte during memory programming and

verification.

Alternate functions for AT89C51RD2/ED2 Port 1 include:

I/O

P1.0: Input/Output

I/O

T2 (P1.0): Timer/Counter 2 external count input/Clockout

I/O

P1.1: Input/Output

T2EX: Timer/Counter 2 Reload/Capture/Direction Control

SS: SPI Slave Select

I/O

P1.2: Input/Output

ECI: External Clock for the PCA

I/O

P1.3: Input/Output

I/O

CEX0: Capture/Compare External I/O for PCA module 0

I/O

P1.4: Input/Output

I/O

CEX1: Capture/Compare External I/O for PCA module 1

I/O

P1.5: Input/Output

I/O

CEX2: Capture/Compare External I/O for PCA module 2

I/O

MISO: SPI Master Input Slave Output line

When SPI is in master mode, MISO receives data from the slave

peripheral. When SPI is in slave mode, MISO outputs data to the master

controller.

I/O

P1.6: Input/Output

I/O

CEX3: Capture/Compare External I/O for PCA module 3

I/O

SCK: SPI Serial Clock

AT89C51ED2-RDTUM 数据表(PDF) 11 Page - ATMEL Corporation

AT89C51ED2-RDTUM 数据表(HTML) 11 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载