数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

9202 数据表(PDF) 81 Page - STMicroelectronics

部件名 9202
功能描述  Flash Programmable System Devices with 8032 Microcontroller Core
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

9202 数据表(HTML) 81 Page - STMicroelectronics

Back Button 9202 Datasheet HTML 77Page - STMicroelectronics 9202 Datasheet HTML 78Page - STMicroelectronics 9202 Datasheet HTML 79Page - STMicroelectronics 9202 Datasheet HTML 80Page - STMicroelectronics 9202 Datasheet HTML 81Page - STMicroelectronics 9202 Datasheet HTML 82Page - STMicroelectronics 9202 Datasheet HTML 83Page - STMicroelectronics 9202 Datasheet HTML 84Page - STMicroelectronics 9202 Datasheet HTML 85Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 175 page
background image
81/175
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
Address Register (SxADR: S1ADR, S2ADR)
This 8-bit register may be loaded with the 7-bit
slave address to which the controller will respond
when programmed as a slave receive/transmitter.
The Start/Stop Hold Time Detection and System
Clock registers (Tables 57 and 58) are included in
the I2C unit to specify the start/stop detection time
to work with the large range of MCU frequency val-
ues supported. For example, with a system clock
of 40MHz.
Table 56. Address Register (SxADR)
Note: 1. SLA6 to SLA0: Own slave address.
Table 57. Start /Stop Hold Time Detection Register (S1SETUP, S2SETUP)
Table 58. System Cock of 40MHz
Table 59. System Clock Setup Examples
76
543210
SLA6
SLA5
SLA4
SLA3
SLA2
SLA1
SLA0
Address
Register Name
Reset Value
Note
SFR
D1h
S1SETUP
00h
To control the start/stop hold time detection for the DDC module
in Slave Mode
D2h
S2SETUP
00h
To control the start/stop hold time detection for the multi-master
I²C module in Slave Mode
S1SETUP,
S2SETUP Register
Value
Number of Sample
Clock (fOSC/2 ->
50ns)
Required Start/
Stop Hold Time
Note
00h
1EA
50ns
When Bit 7 (enable bit) = 0, the number of
sample clock is 1EA (ignore Bit 6 to Bit 0)
80h
1EA
50ns
81h
2EA
100ns
82h
3EA
150ns
...
...
...
8Bh
12EA
600ns
Fast Mode I²C Start/Stop hold time specification
...
...
...
FFh
128EA
6000ns
System Clock
S1SETUP,
S2SETUP Register
Value
Number of Sample
Clock
Required Start/Stop Hold Time
40MHz (fOSC/2 -> 50ns)
8Bh
12 EA
600ns
30MHz (fOSC/2 -> 66.6ns)
89h
9 EA
600ns
20MHz (fOSC/2 -> 100ns)
86h
6 EA
600ns
8MHz (fOSC/2 -> 250ns)
83h
3 EA
750ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com