9202 datasheet(45/175 Pages) STMICROELECTRONICS

45 / 175 page

45/175

UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV

POWER-SAVING MODE

Two software selectable modes of reduced power

consumption are implemented.

Idle Mode

The following Functions are Switched Off.

– CPU (Halted)

The following Function Remain Active During Idle

Mode.

– External Interrupts

– Timer 0, Timer 1, Timer 2

– DDC Interface

–PWM Units

– USB Interface

– USART

–8-bit ADC

–I2C Interface

Note: Interrupt or RESET terminates the Idle

Mode.

Power-Down Mode

– System Clock Halted

– LVD Logic Remains Active

– SRAM contents remains unchanged

– The SFRs retain their value until a RESET is as-

serted

Note: The only way to exit Power-down Mode is a

RESET.

Table 25. Power-Saving Mode Power Consumption

Power Control Register

The Idle and Power-down Modes are activated by software via the PCON register.

Table 26. Pin Status During Idle and Power-down Mode

Table 27. Description of the PCON Bits

Note: 1. See the T2CON register for details of the flag description

Mode

Addr/Data

Ports1,3,4

PWM

I2C

DDC

USB

Idle

Maintain Data

Active

Power-down

Maintain Data

Disable

SFR

Addr

Reg

Name

Bit Register Name

Reset

Value

Comments

PCON

SMOD

SMOD1

LVREN ADSFINT RCLK1

TCLK1

IDLE

Power Ctrl

Bit

Symbol

Function

SMOD

Double baud data rate bit UART

SMOD1

Double baud data rate bit 2nd UART

LVREN

LVR disable bit (active High)

ADSFINT

Enable ADC Interrupt

RCLK1(1)

Received clock flag (UART 2)

TCLK1(1)

Transmit clock flag (UART 2)

Activate Power-down Mode (High enable)

IDL

Activate Idle Mode (High enable)

9202 数据表(PDF) 45 Page - STMicroelectronics

9202 数据表(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载