A14100A-RQ208C datasheet(63/68 Pages) ACTEL

63 / 68 page

1-237

Accelerator Series FPGAs – ACT ™ 3 Family

Package Pin Assignments (continued)

313-Pin BGA (Top View)

A14100

A14V100 Function

Location

CLKA or I/O

J13

CLKB or I/O

G13

DCLK or I/O

GND

A1, A25, AD2, AE25, J21, L13, M12, M14, N11, N13, N15, P12, P14, R13

HCLK or I/O

T14

IOCLK or I/O

B24

IOPCL or I/O

AD24

MODE

A3, A13, A23, AA5, AA9, AA23, AB2, AB4, AB20, AC13, AC25, AD22, AE1, AE21, B14, C5, C25,

D4, D24, E3, E21, F6, F10, F16, G1, G25, H18, H24, J1, J7, J25, K12, L15, L17, M6, N1, N5, N7,

N21, N23, P20, R11, T6, T8, U9, U13, U21, V16, W7, Y20, Y24

PRA OR I/O

H12

PRB or I/O

AD12

SDI or I/O

VCC

AB18, AD6, AE13, C13, C19, E13, G9, H22, K8, K20, M16, N3, N9, N25, U5, W13, V2, V22, V24

Notes:

Unused I/O pins are designated as outputs by ALS and are driven low.

All unassigned pins are available for use as I/Os.

MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND.

9 10 11 12 13 14 15

16 17 18 19 20 21 22 23 24 25

9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

A14100A-RQ208C 数据表(PDF) 63 Page - Actel Corporation

A14100A-RQ208C 数据表(HTML) 63 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载