数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

A14100A-RQ208C 数据表(PDF) 2 Page - Actel Corporation

部件名 A14100A-RQ208C
功能描述  Accelerator Series FPGAs - ACT 3Family
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ACTEL [Actel Corporation]
网页  http://www.actel.com
标志 ACTEL - Actel Corporation

A14100A-RQ208C 数据表(HTML) 2 Page - Actel Corporation

  A14100A-RQ208C Datasheet HTML 1Page - Actel Corporation A14100A-RQ208C Datasheet HTML 2Page - Actel Corporation A14100A-RQ208C Datasheet HTML 3Page - Actel Corporation A14100A-RQ208C Datasheet HTML 4Page - Actel Corporation A14100A-RQ208C Datasheet HTML 5Page - Actel Corporation A14100A-RQ208C Datasheet HTML 6Page - Actel Corporation A14100A-RQ208C Datasheet HTML 7Page - Actel Corporation A14100A-RQ208C Datasheet HTML 8Page - Actel Corporation A14100A-RQ208C Datasheet HTML 9Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 68 page
background image
1-176
Description
Actel’s ACT 3 Accelerator Series of FPGAs offers the
industry’s fastest high-capacity programmable logic device.
ACT 3 FPGAs offer a high perfomance, PCI compliant
programmable solution capable of 250 MHz on-chip
performance and 7.5 nanosecond clock-to-output, with
capacities spanning from 1,500 to 10,000 gate array
equivalent gates. For further information regarding PCI
compliance of ACT 3 devices, see “Accelerator Series
FPGAs—ACT 3 PCI Compliant Family.”
The ACT 3 family builds on the proven two-module
architecture consisting of combinatorial and sequential logic
modules used in Actel’s 3200DX and 1200XL families. In
addition, the ACT 3 I/O modules contain registers which
deliver 7.5 nanosecond clock-to-out times.
The devices
contain four clock distribution networks, including dedicated
array and I/O clocks, supporting very fast synchronous and
asynchronous designs. In addition, routed clocks can be used
to drive high fanout signals such as flip-flop resets and output
enables.
The ACT 3 family is supported by Actel’s Designer Series
Development System which offers automatic placement and
routing (with automatic or fixed pin assignments), static
timing anlaysis, user programming, and debug and diagnostic
probe capabilities. The Designer Series is supported on the
following platforms: 486/Pentium class PC’s, Sun®‚ and HP®
workstations.
The software provides CAE interfaces to
Cadence, Mentor Graphics®, OrCADand Viewlogic®
design environments. Additional platforms are supported
through Actel’s Industry Alliance Program, including DATA
I/O (ABEL FPGA) and MINC.
System Performance Model
250 MHz
Shift Registers
250 MHz
Prescaled Loadable Counters (16-bit)
110 MHz
Loadable Counters (16-bit)
63 MHz
Accumulators (16-bit)
Predictable Performance* (Worst-Case Commercial)
Chip-to-Chip Performance
(Worst-Case Commercial)
tCKHS
tTRACE
tINSU
Total
MHz
A1425A-3
7.5
1.0
1.8
10.3 ns
97
A1460A-3
9.0
1.0
1.3
11.3 ns
88
I/O Module
I/O Module
35 pF
I/O CLK
I/O CLK
tCKHS
tTRACE
tINSU
Chip #1
Chip #2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com