| 数据搜索系统,热门电子元器件搜索 |
|
A14100A-RQ208C 数据表(PDF) 67 Page - Actel Corporation |
|
|
|||||||||||||||||||||||||||||
A14100A-RQ208C 数据表(HTML) 67 Page - Actel Corporation |
|
67 / 68 page ![]() 1-241 Accelerator Series FPGAs – ACT ™ 3 Family Package Pin Assignments (continued) 207-Pin CPGA (Top View) 1 A B C D E F G H J K L M N P R S T 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 A B C D E F G H J K L M N P R S T 207-Pin CPGA A1460 Function Location CLKA or I/O K1 CLKB or I/O J3 DCLK or I/O E4 GND C15, D4, D5, D9, D14, J4, J14, P3, P4, P7, P9, P14, R15 HCKL or I/O J15 IOCLK or I/O P5 IOPCL or I/O N14 MODE D7 NC A1, A2, A16, A17, B1, B17, C1, C2, S1, S3, S17, T1, T2, T16, T17 PRA OR I/O H1 PRB or I/O K16 SDI or I/O C3 VCC B2, B9, B16, D11, J2, J16, P12, S2, S9, S16, T5 Notes: 1. Unused I/O pins are designated as outputs by ALS and are driven low. 2. All unassigned pins are available for use as I/Os. 3. MODE should be terminated to GND through a 10K resistor to enable Actionprobe usage; otherwise it can be terminated directly to GND. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |