数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HC331 数据表(PDF) 20 Page - Altera Corporation

部件名 HC331
功能描述  HardCopy III Device
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ALTERA [Altera Corporation]
网页  http://www.altera.com
标志 ALTERA - Altera Corporation

HC331 数据表(HTML) 20 Page - Altera Corporation

Back Button HC331 Datasheet HTML 16Page - Altera Corporation HC331 Datasheet HTML 17Page - Altera Corporation HC331 Datasheet HTML 18Page - Altera Corporation HC331 Datasheet HTML 19Page - Altera Corporation HC331 Datasheet HTML 20Page - Altera Corporation HC331 Datasheet HTML 21Page - Altera Corporation HC331 Datasheet HTML 22Page - Altera Corporation HC331 Datasheet HTML 23Page - Altera Corporation HC331 Datasheet HTML 24Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 26 page
background image
1–18
Chapter 1: DC and Switching Characteristics of HardCopy III Devices
Switching Characteristics
HardCopy III Device Handbook, Volume 3
© December 2008
Altera Corporation
External Memory Interface Specifications
Table 1–25 through Table 1–30 list the external memory interface specifications for the
HardCopy III device family. Use these tables to perform memory interface timing
analysis.
Table 1–24. DPA Lock Time Specifications – Preliminary
(Note 1)
Standard
Training Pattern
Transition Density
Min
Typ
Max
Unit
SPI-4
00000000001111111111
10%
TBD
Number of repetitions
Parallel Rapid I/O
00001111
25%
TBD
Number of repetitions
10010000
50%
TBD
Number of repetitions
Miscellaneous
10101010
100%
TBD
Number of repetitions
01010101
100%
TBD
Number of repetitions
Note to Table 1–24:
(1) Pending silicon characterization.
Table 1–25. HardCopy III Maximum Clock Rate Support for External Memory Interfaces with
Half-Rate Controller – Preliminary (Note 1)
Memory Standards
(MHz)
Top and Bottom I/O Banks
Left and Right I/O Banks
DDR3 SDRAM
TBD
TBD
DDR2 SDRAM
TBD
TBD
DDR SDRAM
TBD
TBD
QDRII+ SRAM
TBD
TBD
QDRII SRAM
TBD
TBD
RLDRAM II
TBD
TBD
Note to Table 1–25:
(1) Pending silicon characterization.
Table 1–26. HardCopy III Maximum Clock Rate Support for External Memory Interfaces with
Full-Rate Controller – Preliminary
(Note 1)
Memory Standards
(MHz)
Top and Bottom I/O Banks
Left and Right I/O Banks
DDR2 SDRAM
TBD
TBD
DDR SDRAM
TBD
TBD
Note to Table 1–26:
(1) Pending silicon characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com