数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8379ECVRALDA 数据表(PDF) 59 Page - Freescale Semiconductor, Inc

部件名 MPC8379ECVRALDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8379ECVRALDA 数据表(HTML) 59 Page - Freescale Semiconductor, Inc

Back Button MPC8379ECVRALDA Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 63Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 114 page
background image
MPC8379E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
59
Serial ATA (SATA)
15.1
Requirements for SATA REF_CLK
The reference clock is a single ended input clock required for the SATA interface operation. The AC
requirements for the SATA reference clock are listed in the Table 50.
Figure 42 shows the SATA reference clock timing waveform.
Figure 42. SATA Reference Clock Timing Waveform
15.2
Transmitter (Tx) Output Characteristics
This section discusses the Gen1i/1.5G and Gen2i/3G transmitter output characteristics for the SATA
interface.
Table 50. SATA Reference Clock Input Requirements
Parameter
Condition
Symbol
Min
Typical
Max
Unit
Notes
SD_REF_CLK/ SD_REF_CLK
frequency range
—tCLK_REF
—
100/125/150
—
MHz
1
SD_REF_CLK/ SD_REF_CLK
clock frequency tolerance
—tCLK_TOL
–350
0
+350
ppm
—
SD_REF_CLK/ SD_REF_CLK
reference clock duty cycle
Measured at 1.6V
tCLK_DUTY
40
50
60
%
—
SD_REF_CLK/ SD_REF_CLK
cycle to cycle Clock jitter (period
jitter)
Cycle-to-cycle at
ref clock input
tCLK_CJ
—
—
100
ps
—
SD_REF_CLK/ SD_REF_CLK total
reference clock jitter, phase jitter
(peak-peak)
Peak-to-peak jitter
at ref clock input
tCLK_PJ
–50
—
+50
ps
2, 3
Note:
1 Only 100/125/150 MHz have been tested, othe in between values will not work correctly with the rest of the system.
2 In a frequency band from 150 kHz to 15 MHz at BER of 10-12.
3 Total peak to peak Deterministic Jitter "D
J" should be less than or equal to 50 ps.
TH
TL
Ref_CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com