MPC8379ECVRALDA datasheet(72/114 Pages) FREESCALE

72 / 114 page

MPC8379E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

High-Speed Serial Interfaces (HSSI)

Figure 51. Differential Reference Clock Input DC Requirements (External AC-Coupled)

Figure 52. Single-Ended Reference Clock Input DC Requirements

20.2.3

Interfacing With Other Differential Signaling Levels

The following list provides information about interfacing with other differential signaling levels.

•

With on-chip termination to SGND_SRDSn (xcorevss), the differential reference clocks inputs are

HCSL (high-speed current steering logic) compatible DC-coupled.

•

Many other low voltage differential type outputs like LVDS (low voltage differential signaling) can

be used but may need to be AC-coupled due to the limited common mode input range allowed

(100 mV to 400 mV) for DC-coupled connection.

•

LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at

clock driver output first, then followed with series attenuation resistor to reduce the amplitude, in

addition to AC-coupling.

n_REF_CLK

Vcm

200 mV < Input Amplitude or Differential Peak < 800 mV

150

Vmin > Vcm – 400m V

fdafdVmax < Vcm + 400 mV

Vmax < Vcm + 400 mV

n_REF_CLK

400 mV < SD

n_REF_CLK Input Amplitude < 800 mV

MPC8379ECVRALDA 数据表(PDF) 72 Page - Freescale Semiconductor, Inc