MPC8379ECVRALDA datasheet(66/114 Pages) FREESCALE

66 / 114 page

MPC8379E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2

Freescale Semiconductor

SPI

19.1

SPI DC Electrical Characteristics

Table 65 provides the DC electrical characteristics for the device SPI.

19.2

SPI AC Timing Specifications

Table 66 provides the SPI input and output AC timing specifications.

Figure 45 provides the AC test load for the SPI.

Figure 45. SPI AC Test Load

Figure 46 through Figure 47 represent the AC timing from Table 66. Note that although the specifications

generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge

is the active edge.

Table 65. SPI DC Electrical Characteristics

Parameter

Condition

Symbol

Min

Max

Unit

Input high voltage

—

VIH

2.0

OVDD + 0.3

Input low voltage

—

VIL

–0.3

0.8

Input current

—

IIN

—± 30

μA

Output high voltage

IOH = –8.0 mA

VOH

2.4

—

Output low voltage

IOL = 8.0 mA

VOL

—0.5

Output low voltage

IOL = 3.2 mA

VOL

—0.4

Table 66. SPI AC Timing Specifications

Parameter

Symbol1

Min

Max

Unit

SPI outputs—Master mode (internal clock) delay

tNIKHOV

0.5

SPI outputs—Slave mode (external clock) delay

tNEKHOV

SPI inputs—Master mode (internal clock) input setup time

tNIIVKH

4—

SPI inputs—Master mode (internal clock)input hold time

tNIIXKH

0—

SPI inputs—Slave mode (external clock) input setup time

tNEIVKH

4—

SPI inputs—Slave mode (external clock) input hold time

tNEIXKH

2—

Note:

1 The symbols used for timing specifications follow the pattern of t

(first two letters of functional block)(signal)(state) (reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tNIKHOV symbolizes the internal

timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).

2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings

are measured at the pin. The maximum SPICLK input frequency is 66.666 MHz.

Output

Z0 = 50 Ω

OVDD/2

RL = 50 Ω

MPC8379ECVRALDA 数据表(PDF) 66 Page - Freescale Semiconductor, Inc

MPC8379ECVRALDA 数据表(HTML) 66 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载