数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8379ECVRALDA 数据表(PDF) 67 Page - Freescale Semiconductor, Inc

部件名 MPC8379ECVRALDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8379ECVRALDA 数据表(HTML) 67 Page - Freescale Semiconductor, Inc

Back Button MPC8379ECVRALDA Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 67Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 68Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 69Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 70Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 71Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 114 page
background image
MPC8379E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
67
High-Speed Serial Interfaces (HSSI)
Figure 46 shows the SPI timing in slave mode (external clock).
Figure 46. SPI AC Timing in Slave Mode (External Clock) Diagram
Figure 47 shows the SPI timing in master mode (internal clock).
Figure 47. SPI AC Timing in Master Mode (Internal Clock) Diagram
20 High-Speed Serial Interfaces (HSSI)
The MPC8379E features two serializer/deserializer (SerDes) interfaces to be used for high-speed serial
interconnect applications. See Table 1 for the interfaces supported.
This section describes the common portion of SerDes DC electrical specifications, which is the DC
requirement for SerDes reference clocks. The SerDes data lane’s transmitter and receiver reference circuits
are also shown.
20.1
Signal Terms Definition
The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms
used in the description and specification of differential signals.
Figure 48 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for
description. The figure shows waveform for either a transmitter output (SDn_TX and SDn_TX) or a
receiver input (SDn_RX and SDn_RX). Each signal swings between A volts and B volts where A > B.
SPICLK (input)
tNEIXKH
tNEIVKH
tNEKHOV
Input Signals:
SPIMOSI
(See Note)
Output Signals:
SPIMISO
(See Note)
Note: The clock edge is selectable on SPI.
SPICLK (output)
tNIIXKH
tNIKHOV
Input Signals:
SPIMISO
(See Note)
Output Signals:
SPIMOSI
(See Note)
Note: The clock edge is selectable on SPI.
tNIIVKH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com