数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

MPC8379ECVRALDA 数据表(PDF) 61 Page - Freescale Semiconductor, Inc

部件名 MPC8379ECVRALDA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8379ECVRALDA 数据表(HTML) 61 Page - Freescale Semiconductor, Inc

Back Button MPC8379ECVRALDA Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC8379ECVRALDA Datasheet HTML 65Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 114 page
background image
MPC8379E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
61
Serial ATA (SATA)
Table 54 provides the differential transmitter output AC characteristics for the SATA interface at Gen2i or
3.0 Gbits/s transmission.
15.3
Differential Receiver (Rx) Input Characteristics
This section discusses the Gen1i/1.5G and Gen2i/3G differential receiver input AC characteristics.
15.3.1
Gen1i/1.5G Receiver Specifications
Table 55 provides the Gen1i or 1.5 Gbits/s differential receiver input DC characteristics for the SATA
interface.
Table 54. Gen 2i/3G Transmitter AC Specifications
Parameter
Symbol
Min
Typical
Max
Units
Notes
Channel speed
tCH_SPEED
—3.0
—
Gbps
—
Unit interval
TUI
333.2
333.33
335.11
ps
—
Total jitter
fC3dB=fBAUD/10
USATA_TXTJfB/10
——
0.3
UIp-p
1
Total jitter
fC3dB =fBAUD/500
USATA_TXTJfB/500
—
—
0.37
UIp-p
1
Total jitter
fC3dB =fBAUD/1667
USATA_TXTJfB/1667
—
—
0.55
UIp-p
1
Deterministic jitter
fC3dB =fBAUD/10
USATA_TXDJfB/10
—
—
0.17
UIp-p
1
Deterministic jitter
fC3dB =fBAUD/500
USATA_TXDJfB/500
—
—
0.19
UIp-p
1
Deterministic jitter
fC3dB =fBAUD/1667
USATA_TXDJfB/1667
—
—
0.35
UIp-p
1
Note:
1 Measured at Tx output pins peak to peak phase variation, random data pattern.
Table 55. Gen1i/1.5G Receiver Input DC Specifications
Parameter
Symbol
Min
Typical
Max
Units
Notes
Differential input voltage
VSATA_RXDIFF
240
500
600
mVp-p
1
Differential Rx input impedance
ZSATA_RXSEIM
85
100
115
Ω
—
Note:
1 Voltage relative to common of either signal comprising a differential pair.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com