| 数据搜索系统,热门电子元器件搜索 |
|
ADE7858ACPZ-REF 数据表(PDF) 53 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE7858ACPZ-REF 数据表(HTML) 53 Page - Analog Devices |
|
53 / 76 page ![]() Preliminary Technical Data ADE7858 Rev. PrA | Page 53 of 76 ADE7858 samples data on the low to high transitions of SCLK. The most significant 7 bits of the address byte can have any value, but as a good programming practice, they should be different from b#0111000, the 7 bits used in the I2C protocol. Bit 0 (READ/ WRITE ) of the address byte must be 1 for a read operation. Next, the master sends the 16-bit address of the register that is read. After the ADE7858 receives the last bit of address of the register on a low-to-high transition of SCLK, it begins to transmit its content on the MISO line when the next SCLK high-to-low transition occurs, so the master can sample the data on low to high SCLK transition. After the master receives the last bit, it sets SS and SCLK lines high and the communication ends. The data lines MOSI and MISO go in high impedance state. See Figure 63 for details of the SPI read operation. 1 0 0 15 14 1 0 Reg Address 31 30 1 0 Register Value SCLK MOSI SS MISO 00 0 00 Figure 63. SPI read operation of a 32-bit register 0 0 15 14 1 0 Reg Address 31 30 1 0 Register Value SCLK MOSI SS 0 00 0 00 Figure 64. SPI Write operation of a 32-bit register SPI Write Operation The write operation using the SPI interface of the ADE7858 initiates when the master sets SS pin low and begins sending one byte representing the address of the ADE7858 on the MOSI line. The master sets data on the MOSI line starting with the first high to low transition of SCLK. The SPI of the ADE7858 samples data on the low to high transitions of SCLK. The most significant 7 bits of the address byte can have any value, but as a good programming practice, they should be different from b#0111000, the 7 bits used in the I2C protocol. Bit 0 (READ/ WRITE ) of the address byte must be 0 for a write operation. Next, the master sends the 16-bit address of the register that is written and the 32, 16 or 8-bit value of that register without losing any SCLK cycle. After the last bit is transmitted, the master sets SS and SCLK lines high at the end of SCLK cycle and the communication ends. The data lines MOSI and MISO go in high impedance state. See Figure 64 for details of the SPI write operation. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |