| 数据搜索系统,热门电子元器件搜索 |
|
TUSB1310 数据表(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TUSB1310 数据表(HTML) 13 Page - Texas Instruments |
|
13 / 36 page ![]() TUSB1310 www.ti.com SLLSE16C – DECEMBER 2009 – REVISED AUGUST 2010 2.3 ULPI The ULPI (ultra low pin count interface) is a low pin count USB PHY to a link layer controller interface. The ULPI consists of the interface and the ULPI registers. The TUSB1310 is always the master of the ULPI bus. Table 2-3. ULPI Signal Description SIGNAL NAME TYPE BALL NO. DESCRIPTION 60-MHz interface clock. All ULPI signals are synchronous to ULPI_CLK. The ULPI_CLK is ULPI_CLK O P11 always a 60-MHz output of the TUSB1310. In low power mode, the ULPI_CLK is not driven. ULPI_DATA7 N6 ULPI_DATA6 P6 ULPI_DATA5 N7 ULPI_DATA4 P7 Data bus. Driven to 00h by the Link when the ULPI bus is idle. S, I/O, PD 8-bit data timed on rising edge of ULPI_CLK ULPI_DATA3 N8 ULPI_DATA2 P8 ULPI_DATA1 P9 ULPI_DATA0 N9 Controls the direction of the ULPI_DATA bus ULPI_DIR O M7 0 ULPI_DATA lines are inputs 1 ULPI_DATA lines are outputs Active High. The Link must assert ULPI_STP to signal the end of a USB transmit packet or a register write operation. The ULPI_STP signal must be asserted in the cycle after the last data ULPI_STP S, I, PU M8 byte is presented on the bus. The ULPI_STP has an internal weak pull-up to safeguard against false commands on the ULPI_DATA lines. Active High. The PHY asserts ULPI_NXT to throttle all data types, except register read data and the RX CMD. The PHY also asserts ULPI_NXT and ULPI_DIR simultaneously to indicate ULPI_NXT O N11 USB receive activity, if ULPI_DIR was previously low. The PHY is not allowed to assert ULPI_NXT during the first cycle of the TX CMD driven by the Link. 2.3.1 ULPI Modes The TUSB1310 supports synchronous mode and low power mode. The default mode is synchronous mode. The synchronous mode is a normal operation mode. The ULPI_DATA are synchronous to ULPI_CLK. The low power mode is used during power down and no ULPI_CLK. The TUSB1310 sets ULPI_DIR to output and drives LineState signals and interrupts. Table 2-4. ULPI Synchronous and Low Power Mode Functions SYNCHRONOUS LOW POWER ULPI_CLK(OUT) ULPI_DATA7(I/O) ULPI_DATA6(I/O) ULPI_DATA5(I/O) ULPI_DATA4{I/O} ULPI_DATA3(I/O) ULPI_INT (OUT) ULPI_DATA2(I/O) ULPI_DATA1(I/O) ULPI_LINESTATE1(OUT) ULPI_DATA0(I/O) ULPI_LINE_STATE0 (OUT) ULPI_DIR(OUT) ULPI_STP(IN) ULPI_NXT(OUT) Copyright © 2009–2010, Texas Instruments Incorporated PIN DESCRIPTIONS 13 Submit Documentation Feedback Product Folder Link(s): TUSB1310 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |