数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB1310 数据表(PDF) 24 Page - Texas Instruments

Click here to check the latest version.
部件名 TUSB1310
功能描述  USB 3.0 Transceiver
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TUSB1310 数据表(HTML) 24 Page - Texas Instruments

Back Button TUSB1310 Datasheet HTML 20Page - Texas Instruments TUSB1310 Datasheet HTML 21Page - Texas Instruments TUSB1310 Datasheet HTML 22Page - Texas Instruments TUSB1310 Datasheet HTML 23Page - Texas Instruments TUSB1310 Datasheet HTML 24Page - Texas Instruments TUSB1310 Datasheet HTML 25Page - Texas Instruments TUSB1310 Datasheet HTML 26Page - Texas Instruments TUSB1310 Datasheet HTML 27Page - Texas Instruments TUSB1310 Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
TUSB1310
SLLSE16C – DECEMBER 2009 – REVISED AUGUST 2010
www.ti.com
4.2.3
Interface Control (07h-09h)
Address: 07-09h (Read), 07h (Write), 08h (Set), .09h (Clear)
Table 4-5. Interface Control
BITS
NAME
ACCESS
RESET
DESCRIPTION
0
Reserved
Rd
0b
Reserved, only write a 0 to this bit.
1
Reserved
Rd
0b
Reserved, only write a 0 to this bit.
2
Reserved
Rd
0h
Reserved
Active low clock suspend. Valid only in serial mode. Powers down the
internal clock circuitry only. Valid only when SuspendM = 1. The
TUSB1310 must ignore ClockSuspend when SuspendM = 0. By
3
ClockSuspendM
Rd/Wr/S/C
0b
default, the clock will not be powered in serial mode.
0 : Clock will not be powered in serial mode
1 : Clock will be powered in serial mode
6:04
Reserved
Rd
0h
Reserved
Controls internal pullups and pulldowns on the ULPI_STP and the
ULPI_DATA for protecting the ULPI when the link layer controller
Interface protect
tri-states the signals.
7
Rd/Wr/S/C
0
disable
0 enables the pullup and pulldown
1 disables the pullup and pulldown
4.2.4
Debug (15h)
Address: 15h (Read-only)
Table 4-6. Debug
BITS
NAME
ACCESS
RESET
DESCRIPTION
0
LineState0
Rd
0
Contains the current value of LineState0
1
LineState1
Rd
0
Contains the current value of LineState0
07:2
Reserved
Rd
0
Reserved
4.2.5
Scratch Register (16-18h)
Address: 16-18h (Read), .16h (Write), .17h (Set), .18h (Clear)
Table 4-7. Scratch Register
BITS
NAME
ACCESS
RESET
DESCRIPTION
Empty register byte for testing purposes. Software can read, write, set,
7:0
Scratch
Rd/Wr/S/C
00
and clear this register and the TUSB1310 functionality will not be
affected.
24
REGISTERS
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TUSB1310



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com