数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IXP45X 数据表(PDF) 56 Page - Intel Corporation

部件名 IXP45X
功能描述  Product Line of Network Processors
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

IXP45X 数据表(HTML) 56 Page - Intel Corporation

Back Button IXP45X Datasheet HTML 52Page - Intel Corporation IXP45X Datasheet HTML 53Page - Intel Corporation IXP45X Datasheet HTML 54Page - Intel Corporation IXP45X Datasheet HTML 55Page - Intel Corporation IXP45X Datasheet HTML 56Page - Intel Corporation IXP45X Datasheet HTML 57Page - Intel Corporation IXP45X Datasheet HTML 58Page - Intel Corporation IXP45X Datasheet HTML 59Page - Intel Corporation IXP45X Datasheet HTML 60Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 148 page
background image
Package Information
August 2006
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet
56
Document Number: 306261-004US
UTP_IP_FCI
Z
VI
VI
VI
I
UTOPIA Input Data flow control input signal. Also known as RXEMPTY/CLAV.
Used to inform the processor of the ability of each polled PHY to send a complete cell. For cell-
level flow control in an MPHY environment, RxClav is an active high tri-stateable signal from the
MPHY to ATM layer. The UTP_IP_FCI, which is connected to multiple MPHY devices, will see logic
high generated by the PHY, one clock after the given PHY address is asserted, when a full cell can
be received by the PHY. The UTP_IP_FCI will see a logic low generated by the PHY, one clock cycle
after the PHY address is asserted if a full cell cannot be received by the PHY.
In SPHY mode, this signal is used to indicate to the processor that the PHY has an octet or cell
available to be transferred to the processor.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the UTOPIA
and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel®
IXP45X and Intel® IXP46X Product Line of Network Processors Developer’s Manual) and is not
being used in a system design, this interface/signal is not required for any connection.
UTP_IP_SOC
Z
VI
VI
VI
I
Start of Cell. RX_SOC
Active-high signal that is asserted when UTP_IP_DATA contains the first valid byte of a
transmitted cell.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the UTOPIA
and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel®
IXP45X and Intel® IXP46X Product Line of Network Processors Developer’s Manual) and is not
being used in a system design, this interface/signal is not required for any connection.
UTP_IP_DATA[3:0] /
ETHA_RXDATA[3:0]
ZVI
VI
VI
I
UTOPIA Mode of Operation:
UTOPIA input data. Also known as RX_DATA.
Used by to the processor to receive data from an ATM UTOPIA Level 2-compliant PHY.
MII Mode of Operation:
Receive data bus from the PHY, asserted synchronously with respect to ETHA_RXCLK.
SMII mode of operation:
Not used.
When this interface/signal is enabled and is not being used in a system design, the interface/
signal should be pulled high with a 10-KΩ resistor. When this interface is disabled via the UTOPIA
and/or the NPE-A Ethernet soft fuse (refer to Expansion Bus Controller chapter of the Intel®
IXP45X and Intel® IXP46X Product Line of Network Processors Developer’s Manual) and is not
being used in a system design, this interface/signal is not required for any connection.
Table 14.
UTOPIA Level 2/MII_A/ SMII Interface (Sheet 4 of 7)
Name
Power
on
Reset†
Reset†
Normal
After
Reset
Until
Software
Enables
Possible
Configur
ations
After
Software
Enables
Type†
Description
Note:
This table discusses all features supported on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. For details on feature support listed by processor,
see Table 1 on page 13.
†
For a legend of the Type codes, see Table 8 on page 43.
††
For information on selecting the desired interface, see the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer’s Manual.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com