HT68FU50 datasheet(102/244 Pages) HOLTEK

102 / 244 page

HT68F20/HT68F30/HT68F40/HT68F50/HT68F60

HT68FU30/HT68FU40/HT68FU50/HT68FU60

Rev. 1.50

102

March 15, 2011

These two bits are used to determine how the TM output pin changes state when a certain

condition is reached. The function that these bits select depends upon in which mode the TM is

running.

In the Compare Match Output Mode, the T1IO1 and T1IO0 bits determine how the TM output

pin changes state when a compare match occurs from the Comparator A. The TM output pin can

be setup to switch high, switch low or to toggle its present state when a compare match occurs

from the Comparator A. When the bits are both zero, then no change will take place on the

output. The initial value of the TM output pin should be setup using the T1OC bit in the TM1C1

the initial value setup using the T1OC bit otherwise no change will occur on the TM output pin

when a compare match occurs. After the TM output pin changes state it can be reset to its initial

level by changing the level of the T1ON bit from low to high.

In the PWM Mode, the T1IO1 and T1IO0 bits determine how the TM output pin changes state

when a certain compare match condition occurs. The PWM output function is modified by

changing these two bits. It is necessary to change the values of the T1IO1 and T1IO0 bits only

after the TM has been switched off. Unpredictable PWM outputs will occur if the T1IO1 and

T1IO0 bits are changed when the TM is running

Bit 3

T1OC: TP1_0, TP1_1 Output control bit

Compare Match Output Mode

0: initial low

1: initial high

PWM Mode/ Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the TM output pin. Its operation depends upon whether TM is

being used in the Compare Match Output Mode or in the PWM Mode/ Single Pulse Output Mode.

It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it

determines the logic level of the TM output pin before a compare match occurs. In the PWM

Mode it determines if the PWM signal is active high or active low.

Bit 2

T1POL: TP1_0, TP1_1 Output polarity Control

0: non-invert

1: invert

This bit controls the polarity of the TP1_0 or TP1_1 output pin. When the bit is set high the TM

output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the

Timer/Counter Mode.

Bit 1

T1DPX: TM1 PWM period/duty Control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit, determines which of the CCRA and CCRP registers are used for period and duty

control of the PWM waveform.

Bit 0

T1CCLR: Select TM1 Counter clear condition

0: TM1 Comparatror P match

1: TM1 Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Standard

TM contains two comparators, Comparator A and Comparator P, either of which can be selected

to clear the internal counter. With the T1CCLR bit set high, the counter will be cleared when a

compare match occurs from the Comparator A. When the bit is low, the counter will be cleared

when a compare match occurs from the Comparator P or with a counter overflow. A counter

overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The

T1CCLR bit is not used in the PWM, Single Pulse or Input Capture Mode.

HT68FU50 数据表(PDF) 102 Page - Holtek Semiconductor Inc

HT68FU50 数据表(HTML) 102 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载