HT68FU50 datasheet(142/244 Pages) HOLTEK

142 / 244 page

HT68F20/HT68F30/HT68F40/HT68F50/HT68F60

HT68FU30/HT68FU40/HT68FU50/HT68FU60

Rev. 1.50

142

March 15, 2011

S C K ( C K P O L B = 1 )

S C K ( C K P O L B = 0 )

S D O

S C S

S D I D a t a C a p t u r e

D 7 / D 0

D 6 / D 1

D 5 / D 2

D 4 / D 3

D 3 / D 4

D 2 / D 5

D 1 / D 6

D 0 / D 7

W r i t e t o S I M D

( S D O d o e s n o t c h a n g e u n t i l f i r s t S C K e d g e )

SPI Slave Mode Timing

- CKEG=0

SPI Communication

After the SPI interface is enabled by setting the SIMEN

bit high, then in the Master Mode, when data is written to

the SIMD register, transmission/reception will begin si-

multaneously. When the data transfer is complete, the

TRF flag will be set automatically, but must be cleared

using the application program. In the Slave Mode, when

the clock signal from the master has been received, any

data in the SIMD register will be transmitted and any

data on the SDI pin will be shifted into the SIMD register.

The master should output an SCS signal to enable the

slave device before a clock signal is provided. The slave

data to be transferred should be well prepared at the ap-

propriate moment relative to the SCS signal depending

upon the configurations of the CKPOLB bit and CKEG

bit. The accompanying timing diagram shows the rela-

tionship between the slave data and SCS signal for vari-

ous configurations of the CKPOLB and CKEG bits.

The SPI will continue to function even in the IDLE Mode.

S C K ( C K P O L B = 1 , C K E G = 0 )

S I M E N , C S E N = 1

S I M E N = 1 , C S E N = 0 ( E x t e r n a l P u l l - H i g h )

S C K ( C K P O L B = 0 , C K E G = 0 )

S C K ( C K P O L B = 1 , C K E G = 1 )

S C K ( C K P O L B = 0 , C K E G = 1 )

S D O ( C K E G = 0 )

S D O ( C K E G = 1 )

S C S

S D I D a t a C a p t u r e

D 7 / D 0

D 6 / D 1

D 5 / D 2

D 4 / D 3

D 3 / D 4

D 2 / D 5

D 1 / D 6

D 0 / D 7

D 7 / D 0

D 6 / D 1

D 5 / D 2

D 4 / D 3

D 3 / D 4

D 2 / D 5

D 1 / D 6

D 0 / D 7

W r i t e t o S I M D

SPI Master Mode Timing

HT68FU50 数据表(PDF) 142 Page - Holtek Semiconductor Inc

HT68FU50 数据表(HTML) 142 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

HT68FU50 数据表(PDF) 142 Page - Holtek Semiconductor Inc

HT68FU50 数据表(HTML) 142 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载