数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

SPEAR300 数据表(PDF) 76 Page - STMicroelectronics

部件名 SPEAR300
功能描述  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR300 数据表(HTML) 76 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 72Page - STMicroelectronics SPEAR300 Datasheet HTML 73Page - STMicroelectronics SPEAR300 Datasheet HTML 74Page - STMicroelectronics SPEAR300 Datasheet HTML 75Page - STMicroelectronics SPEAR300 Datasheet HTML 76Page - STMicroelectronics SPEAR300 Datasheet HTML 77Page - STMicroelectronics SPEAR300 Datasheet HTML 78Page - STMicroelectronics SPEAR300 Datasheet HTML 79Page - STMicroelectronics SPEAR300 Datasheet HTML 80Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 83 page
background image
Timing requirements
SPEAr300
76/83
Doc ID 16324 Rev 2
6.7.1
SPI master mode timings (clock phase = 0)
P = 1/SSP_CLK in nanoseconds (ns). For example, if the SSP_CLK frequency is 83 MHz,
use P = 12.048 ns
Table 45.
Timing requirements for SPI master mode (clock phase = 0)
No.
Parameters
Min
Max
Unit
13
tsu(DIV-CLKL)
Setup time, MISO (input)
valid before SSP_CLK
(output) rising edge
Clock
Polarity = 0
-0.411
-0.342
ns
14
tsu(DIV-CLKH)
Setup time, MISO (input)
valid before SSP_CLK
(output) falling edge
Clock
Polarity = 1
-0.411
-0.342
ns
15
th(CLKL-DIV)
Hold time, MISO
(input)valid after SSP_CLK
(output) rising edge
Clock
Polarity = 0
0.912
1.720
ns
16
th(CLKH-DIV)
Hold time, MISO (input)
valid after SSP_CLK
(output) falling edge
Clock
Polarity = 1
0.912
1.720
ns
Table 46.
Switching characteristics over recommended operating conditions for
SPI master mode (clock phase = 0)
No.
Parameters
Min
Max
Unit
17
td(CLKH-DOV)
Delay time, SSP_CLK
(output) falling edge to
MOSI (output) transition
Clock
Polarity = 0
-3.138
2.175
ns
18
td(CLKL-DOV)
Delay time, SSP_CLK
(output) rising edge to MOSI
(output) transition
Clock
Polarity = 1
-3.138
2.175
ns
19
td(ENL-CLKH/L)
Delay time, SSP_CSn (output) falling
edge to first SSP_CLK (output) rising or
falling edge
T/2
ns
20
td(CLKH/L-
ENH)
Delay time, SSP_CLK (output) rising or
falling edge to SSP_CSn (output) rising
edge
Tns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com