数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR300 数据表(PDF) 17 Page - STMicroelectronics

部件名 SPEAR300
功能描述  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR300 数据表(HTML) 17 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 13Page - STMicroelectronics SPEAR300 Datasheet HTML 14Page - STMicroelectronics SPEAR300 Datasheet HTML 15Page - STMicroelectronics SPEAR300 Datasheet HTML 16Page - STMicroelectronics SPEAR300 Datasheet HTML 17Page - STMicroelectronics SPEAR300 Datasheet HTML 18Page - STMicroelectronics SPEAR300 Datasheet HTML 19Page - STMicroelectronics SPEAR300 Datasheet HTML 20Page - STMicroelectronics SPEAR300 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 83 page
background image
SPEAr300
Architecture overview
Doc ID 16324 Rev 2
17/83
2.11
Flexible static memory controller (FSMC)
SPEAr300 provides a Flexible Static Memory Controller (FSMC) which interfaces the AHB
bus to external NAND/NOR Flash memories and to asynchronous SRAM memories.
Main features:
●
Provides an interface between AHB system bus and external parallel memory devices
●
Interfaces static memory-mapped devices including RAM, ROM and synchronous burst
Flash.
●
For SRAM and Flash 8/16-bit wide, external memory and data paths are provided
●
FSMC performs only one access at a time and only one external device is accessed.
●
Supports little-endian and big-endian memory architectures
●
AHB burst transfer handling to reduce access time to external devices
●
Supplies an independent configuration for each memory bank
●
Programmable timings to support a wide range of devices
–
Programmable wait states (up to 31)
–
Programmable bus turnaround cycles (up to 15)
–
Programmable output enable and write enable delays (up to 15)
●
Provides independent chip select control for each memory bank
●
Shares the address bus and the data bus with all the external peripherals. Only the chip
selects are unique for each peripheral
●
External asynchronous wait control
2.12
UART
Main features:
●
Hardware/software flow control
●
Modem control signals
●
Separate 16 x 8 (16 locations deep x 8-bit wide) transmit and 16 x 12 receive FIFOs to
reduce CPU interrupts
●
Speed up to 3 Mbps.
2.13
Fast IrDA controller (FIrDA)
The fast IrDA controller is a programmable infrared controller that acts as an interface to an
off-chip infrared transceiver. This controller is able to perform the modulation and the
demodulation of the infrared signals and the wrapping of the IrDA link access protocol
(IrLAP) frames.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com