数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR300 数据表(PDF) 27 Page - STMicroelectronics

部件名 SPEAR300
功能描述  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR300 数据表(HTML) 27 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 23Page - STMicroelectronics SPEAR300 Datasheet HTML 24Page - STMicroelectronics SPEAR300 Datasheet HTML 25Page - STMicroelectronics SPEAR300 Datasheet HTML 26Page - STMicroelectronics SPEAR300 Datasheet HTML 27Page - STMicroelectronics SPEAR300 Datasheet HTML 28Page - STMicroelectronics SPEAR300 Datasheet HTML 29Page - STMicroelectronics SPEAR300 Datasheet HTML 30Page - STMicroelectronics SPEAR300 Datasheet HTML 31Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 83 page
background image
SPEAr300
Architecture overview
Doc ID 16324 Rev 2
27/83
2.28
Cryptographic co-processor (C3)
Main features:
Supported cryptographic algorithms:
Advanced encryption standard (AES) cipher in ECB, CBC, CTR modes
Data encryption standard (DES) cipher in ECB and CBC modes.
SHA-1, HMAC-SHA-1, MD5, HMAC-MD5 digests.
Instruction driven DMA based programmable engine.
AHB master port for data access from/to system memory.
AHB slave port for co-processor register accesses and initial engine-setup
The co-processor is fully autonomous (DMA input reading, cryptographic operation
execution, DMA output writing) after being set up by the host processor
The co-processor executes programs written by the host in memory, it can execute an
unlimited list of programs.
The co-processor supports hardware chaining of cryptographic blocks for optimized
execution of data-flow requiring multiple algorithms processing over the same set of
data (for example encryption + hashing on the fly)
2.29
8-channel ADC
Main features:
Successive approximation conversion method
10-bit resolution @1 Msps
Hardware supporting up to 13.5 bits resolution at 8 ksps by oversampling and
accumulation
Eight analog input (AIN) channels, ranging from 0 to 2.5 V
INL ± 1 LSB, DNL ± 1 LSB
Programmable conversion speed, (min. conversion time is 1 s)
Programmable average results from 1 (no averaging) up to 128
Programmable auto scan for all the eight channels.
Normal or enhanced mode;
In normal mode the conversion start upon CPU request
In enhanced mode the ADC converts continuously the selected channels inserting
a selectable amount of time between two conversions.
2.30
1-bit DAC
The one-bit DAC is a second-order noise shaper based on the TDM hardware. The action
memory determines whether a new sample needs to be sent to the DAC during the next
byte. Samples are read from the buffer memory.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com