数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPEAR300 数据表(PDF) 35 Page - STMicroelectronics

部件名 SPEAR300
功能描述  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR300 数据表(HTML) 35 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 31Page - STMicroelectronics SPEAR300 Datasheet HTML 32Page - STMicroelectronics SPEAR300 Datasheet HTML 33Page - STMicroelectronics SPEAR300 Datasheet HTML 34Page - STMicroelectronics SPEAR300 Datasheet HTML 35Page - STMicroelectronics SPEAR300 Datasheet HTML 36Page - STMicroelectronics SPEAR300 Datasheet HTML 37Page - STMicroelectronics SPEAR300 Datasheet HTML 38Page - STMicroelectronics SPEAR300 Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 83 page
background image
SPEAr300
Pin description
Doc ID 16324 Rev 2
35/83
3.3
Shared I/O pins (PL_GPIOs)
SPEAr300 devices feature, in the Reconfigurable Array Subsystem (RAS), specific sets of
IPs as well as groups of software controllable GPIOs (that can be used alternatively). In the
SPEAr300 the following IPs are implemented in the RAS:
●
FSMC NAND/NOR Flash interface
●
GPIO/Keyboard controller
●
8-bit camera interface
●
CLCD controller interface
●
Digital-to-analog converter (DAC)
●
I2S
●
4 SPI/I2C control signals
●
TDM block
●
SDIO interface
●
GPIOs
The 98 PL_GPIO and 4 PL_CLK pins have the following characteristics:
–
Output buffer: TTL 3.3 V capable up to 10 mA
–
Input buffer: TTL, 3.3 V tolerant, selectable internal pull up/pull down (PU/PD)
The PL_GPIOs can be configured in 13 different modes. This allows SPEAr300 to be
tailored for use in various applications, see Section 3.3.2.
3.3.1
PL_GPIO pin description
3.3.2
Configuration modes
This section describes the main operating modes created by using a selection of the
embedded IPs.
13 configurations are available selected by RAS register 2. The peripherals available in each
configuration are shown in Table 10: Available peripherals in each configuration mode
Details of each PL_GPIO pin are given for each mode in Table 11: PL_GPIO multiplexing
scheme.
Table 9.
PL_GPIO pin description
Group
Signal name
Ball
Direction
Function
Pin type
PL_GPIOs
PL_GPIO_97...
PL_GPIO_0
(see Table 11)I/O
General
purpose I/O or
multiplexed pins
(see Table 11)
(see the
introduction of
the Section 3.3
above)
PL_CLK1...
PL_CLK4
Programmable
logic external
clocks



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com