数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD6622S/PCB 数据表(PDF) 4 Page - Analog Devices

部件名 AD6622S/PCB
功能描述  Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD6622S/PCB 数据表(HTML) 4 Page - Analog Devices

  AD6622S/PCB Datasheet HTML 1Page - Analog Devices AD6622S/PCB Datasheet HTML 2Page - Analog Devices AD6622S/PCB Datasheet HTML 3Page - Analog Devices AD6622S/PCB Datasheet HTML 4Page - Analog Devices AD6622S/PCB Datasheet HTML 5Page - Analog Devices AD6622S/PCB Datasheet HTML 6Page - Analog Devices AD6622S/PCB Datasheet HTML 7Page - Analog Devices AD6622S/PCB Datasheet HTML 8Page - Analog Devices AD6622S/PCB Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 28 page
background image
AD6622
–4–
REV. 0
Test
AD6622AS
Name
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
MODE MNM Write Timing:
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
0
ns
tHRW
R/
W(WR) to DTACK(RDY) Hold Time
Full
IV
0
ns
tSAM
Address/Data to R/
W(WR) Setup Time
Full
IV
0
ns
tHAM
Address/Data to R/
W(WR) Hold Time
Full
IV
0
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
Full
IV
1
× tCLK
ns
tACCFAST
R/
W(WR) to DTACK(RDY) Low Delay
Full
IV
2
× t
CLK
3
× t
CLK
ns
tACCMEDIUM
R/
W(WR) to DTACK(RDY) Low Delay
Full
IV
3
× tCLK
4
× tCLK
ns
tACCSLOW
R/
W(WR) to DTACK(RDY) Low Delay
Full
IV
4
× tCLK
5
× tCLK
ns
MODE MNM Read Timing:
tSAM
Address to
DS(RD) Setup Time
Full
IV
0
ns
tHA
Address to Data Hold Time
Full
IV
0
ns
tZD
Data Three-State Delay
Full
IV
0
ns
tDD
DTACK(RDY) to Data Delay
Full
IV
tCLK – 10
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
Full
IV
1
× t
CLK
ns
tACCFAST
DS(RD) to DTACK(RDY) Low Delay
Full
IV
2
× tCLK
3
× tCLK
ns
tACCMEDIUM
DS(RD) to DTACK(RDY) Low Delay
Full
IV
3
× tCLK
4
× tCLK
ns
tACCSLOW
DS(RD) to DTACK(RDY) Low Delay
Full
IV
4
× t
CLK
5
× t
CLK
ns
NOTES
1All Timing Specifications valid over VDD range of 2.4 V to 3.3 V.
Specifications subject to change without notice.
CLK
OUT[17:0],
QOUT
tCLK
tCLKL
tCLKH
tZO
tHO
tZO
OEN
tSO
Figure 1. Parallel Output Switching Characteristics
CLK
SCLK
SDFS
SDI
CLKn
DATAn
tDSCLK
tDSDFS
tDSDFS
tSSI
tHSI
Figure 2. Serial Port Switching Characteristics
CLK
IN[17:0],
QIN
tSI
tHI
Figure 3. Wideband Input Timing
SYNC
CLK
tSS
tHS
Figure 4. SYNC Timing Inputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com