APFCON datasheet(113/222 Pages) MICROCHIP

113 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 113

MCP19111

ANSELA: ANALOG SELECT PORTGPA REGISTER

U-0

R/W-1

—

ANSA3

ANSA2

ANSA1

ANSA0

bit 7

bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7-4

Unimplemented: Read as ‘0’

bit 3-0

ANSA<3:0>: Analog Select PORTGPA Register bit

= Analog input. Pin is assigned as analog input.(1)

= Digital I/O. Pin is assigned to port or special function.

Note 1:

Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups, and

interrupt-on-change if available. The corresponding TRIS bit must be set to Input mode in order to allow

external control of the voltage on the pin.

TABLE 19-2:

SUMMARY OF REGISTERS ASSOCIATED WITH PORTGPA

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

on Page

ANSELA

—

ANSA3

ANSA2

ANSA1

ANSA0

113

APFCON

—

CLKSEL

110

OPTION_REG

RAPU

INTEDG

T0CS

T0SE

PSA

PS2

PS1

PS0

PORTGPA

GPA7

GPA6

GPA5

GPA4

GPA3

GPA2

GPA1

GPA0

111

TRISGPA

TRISA7

TRISA6

TRISA5

TRISA4

TRISA3

TRISA2

TRISA1

TRISA0

112

WPUGPA

—

—WPUA5

—

WPUA3

WPUA2

WPUA1

WPUA0

112

Legend: — = unimplemented locations read as ‘0’. Shaded cells are not used by PORTGPA.

APFCON 数据表(PDF) 113 Page - Microchip Technology

APFCON 数据表(HTML) 113 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载