| 数据搜索系统,热门电子元器件搜索 |
|
ACT7000SC 数据表(PDF) 16 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
ACT7000SC 数据表(HTML) 16 Page - Aeroflex Circuit Technology |
|
16 / 25 page ![]() Aeroflex Circuit Technology SCD7000SC REV B 7/30/01 Plainview NY (516) 694-6700 16 kept in a low cost EPROM; alternatively the twenty or so bits could be generated by the system interface ASIC. Immediately after the VccOK signal is asserted, the processor reads a serial bit stream of 256 bits to initialize all the fundamental operational modes. ModeClock runs continuously from the assertion of VccOK. Boot-Time Modes The boot-time serial mode stream is defined in Table 16. Bit 0 is the bit presented to the processor when VccOK is deasserted; bit 255 is the last. Table 16 – Boot Time Mode Stream Mode bit Description 0 Reserved: Must be zero 4..1 Write-back data rate 0: DDDD 1: DDxDDx 2: DDxxDDxx 3: DxDxDxDx 4: DDxxxDDxxx 5 DDxxxxDDxxxx 6: DxxDxxDxxDxx 7: DDxxxxxxDDxxxxxx 8: DxxxDxxxDxxxDxxx 9-15:Reserved 7..5 SysClock to Pclock Multiplier Mode bit 20 = 0 / Mode bit 20 = 1 0: Multiply by 2/x 1: Multiply by 3/x 2: Multiply by 4/x 3: Multiply by 5/2.5 4: Multiply by 6/x 5: Multiply by 7/3.5 6: Multiply by 8/x 7: Multiply by 9/4.5 8 Specifies byte ordering. Logically ORed with BigEndian input signal. 0: Little endian 1: Big endian 10..9 Non-Block Write Control 00: R4000 compatible non-block writes 01: Reserved 10: pipelined non-block writes 11: non-block write re-issue 11 Timer Interrupt Enable/Disable 0: Enable the timer interrupt on IP[5] 1: Disable the timer interrupt on IP[5] 12 Reserved: Must be zero 14..13 Output driver strength - 100% = fastest 00: 67% strength 01: 50% strength 10: 100% strength 11: 83% strength 15 Reserved must be zero 17..16 System configuration identifiers - software visible in processor Config[21..20] register 19..18 Reserved: Must be zero 20 Pclock to SysClock multipliers. 0: Integer multipliers (2,3,4,5,6,7,8,9) 1: Half integer multipliers (2.5,3.5,4.5) 21 External Bus Width. 0: 64-bit 1: 32-bit 23..22 Reserved: Must be zero 24 JTLB Size. 0: 48 dual-entry 1: 64 dual-entry 25 On-chip secondary cache control. 0: Disable 1: Enable 255..26 Reserved: Must be zero Table 16 – Boot Time Mode Stream (Cont.) Mode bit Description |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |