数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ACT7000SC 数据表(PDF) 20 Page - Aeroflex Circuit Technology

部件名 ACT7000SC
功能描述  ACT 7000SC 64-Bit Superscaler Microprocessor
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AEROFLEX [Aeroflex Circuit Technology]
网页  http://www.aeroflex.com
标志 AEROFLEX - Aeroflex Circuit Technology

ACT7000SC 数据表(HTML) 20 Page - Aeroflex Circuit Technology

Back Button ACT7000SC Datasheet HTML 16Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 17Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 18Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 19Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 20Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 21Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 22Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 23Page - Aeroflex Circuit Technology ACT7000SC Datasheet HTML 24Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 25 page
background image
Aeroflex Circuit Technology
SCD7000SC REV B 7/30/01 Plainview NY (516) 694-6700
20
System Interface Parameters
Parameter8
Sym
Test Conditions
150MHz
200MHz
210MHz
225MHz
Units
Min
Max
Min
Max
Min
Max
Min
Max
Data Output2,3
tDO
mode14...13 = 10 (fastest)
1.0
6.0
1.0
6.0
1.0
5.5
1.0
5.5
ns
mode14...13 = 11
1.0
6.5
1.0
6.5
1.0
6.0
1.0
6.0
ns
mode14...13 = 00
1.0
7.0
1.0
7.0
1.0
6.5
1.0
6.5
ns
mode14...13 = 01 (slowest)
1.0
7.5
1.0
7.5
1.0
7.0
1.0
7.0
ns
Data Setup4
tDS
trise = see above table
2.52.5
2.52.5
ns
Data Hold4
tDH
tfall = see above table
1.01.0
1.01.0
ns
Notes:
1. Timings are measured from 1.5V of the clock to 1.5V of the signal.
2. Capacitive load for all output timings is 50pF.
3. Data Output timing applies to all signal pins whether tristate I/O or output only.
4. Setup and Hold parameters apply to all signal pins whether tristate I/O or input only.
Boot-Time Interface Parameters
Parameter
Symbol
Test Conditions
Min
Max
Units
Mode Data Setup
tDS
4
SysClock cycles
Mode Data Hold
tDH
0
SysClock cycles
SysClock Timing
Input Timing
Output Timing
±tJitterIn
tSCRise tSCFall
SysClock
tSCP
Data
SysClock
Data
tDH
tDS
Data
SysClock
Data
Data
tDO
tDO
MIN
Clock Timing
System Interface Timing (SysAD, SysCmd, ValidIn*, ValidOut*, etc.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com