数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7763ARSZ 数据表(PDF) 10 Page - Analog Devices

部件名 ADE7763ARSZ
功能描述  Single-Phase Active and Apparent Energy Metering IC
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7763ARSZ 数据表(HTML) 10 Page - Analog Devices

Back Button ADE7763ARSZ Datasheet HTML 6Page - Analog Devices ADE7763ARSZ Datasheet HTML 7Page - Analog Devices ADE7763ARSZ Datasheet HTML 8Page - Analog Devices ADE7763ARSZ Datasheet HTML 9Page - Analog Devices ADE7763ARSZ Datasheet HTML 10Page - Analog Devices ADE7763ARSZ Datasheet HTML 11Page - Analog Devices ADE7763ARSZ Datasheet HTML 12Page - Analog Devices ADE7763ARSZ Datasheet HTML 13Page - Analog Devices ADE7763ARSZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 56 page
background image
ADE7763
Data Sheet
Rev. C | Page 10 of 56
Pin No.
Mnemonic
Description
14
IRQ
Interrupt Request Output. This is an active low, open-drain logic output. Maskable interrupts include active
energy register rollover, active energy register at half level, and arrivals of new waveform samples—see the
Interrupts section.
15
CLKIN
Master Clock for ADCs and Digital Signal Processing. An external clock can be provided at this logic input.
Alternatively, a parallel resonant AT crystal can be connected across CLKIN and CLKOUT to provide a clock
source for the ADE7763. The clock frequency for specified operation is 3.579545 MHz. Ceramic load
capacitors between 22 pF and 33 pF should be used with the gate oscillator circuit. Refer to the crystal
manufacturer’s data sheet for load capacitance requirements.
16
CLKOUT
A crystal can be connected across this pin and CLKIN, as described for Pin 15, to provide a clock source for
the ADE7763. The CLKOUT pin can drive one CMOS load when either an external clock is supplied at CLKIN
or a crystal is being used.
17
CS
Chip Select1. Part of the 4-wire SPI serial interface. This active low logic input allows the ADE7763 to share
the serial bus with several other devices—see the Serial Interface section.
18
SCLK
Serial Clock Input for the Synchronous Serial Interface1. All serial data transfers are synchronized to this
clock—see the Serial Interface section. The SCLK has a Schmitt-trigger input for use with a clock source
that has a slow edge transition time, such as an opto-isolator output.
19
DOUT
Data Output for the Serial Interface. Data is shifted out at this pin upon the rising edge of SCLK. This logic
output is normally in a high impedance state, unless it is driving data onto the serial data bus—see the
Serial Interface section.
20
DIN
Data Input for the Serial Interface. Data is shifted in at this pin upon the falling edge of SCLK—see the
Serial Interface section.
1
It is recommended to drive the RESET, SCLK, and CS pins with either a push-pull without an external series resistor or with an open-collector with a 10 kΩ pull-up Pull-
down resistors are not recommended because under some conditions, they may interact with internal circuitry.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com