数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SL40307A-R19KHF 数据表(PDF) 19 Page - International Rectifier

部件名 SL40307A-R19KHF
功能描述  Single-Input Voltage, Synchronous Buck Regulator
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IRF [International Rectifier]
网页  http://www.irf.com
标志 IRF - International Rectifier

SL40307A-R19KHF 数据表(HTML) 19 Page - International Rectifier

Back Button SL40307A-R19KHF Datasheet HTML 15Page - International Rectifier SL40307A-R19KHF Datasheet HTML 16Page - International Rectifier SL40307A-R19KHF Datasheet HTML 17Page - International Rectifier SL40307A-R19KHF Datasheet HTML 18Page - International Rectifier SL40307A-R19KHF Datasheet HTML 19Page - International Rectifier SL40307A-R19KHF Datasheet HTML 20Page - International Rectifier SL40307A-R19KHF Datasheet HTML 21Page - International Rectifier SL40307A-R19KHF Datasheet HTML 22Page - International Rectifier SL40307A-R19KHF Datasheet HTML 23Page - International Rectifier Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 53 page
background image
IR3846
19 www.irf.com
© 2013 International Rectifier
August 01, 2013
Vcc
PVin=Vin
Intl_SS
EN
> 1.2V
Vp
> 1.0V
Vo
Figure 5: Recommended startup for Normal operation
Vcc
PVin=Vin
Intl_SS
EN
> 1.2V
Vp
Vo
Figure 6: Recommended startup for sequencing
operation (ratiometric or simultaneous)
Vcc
PVin=Vin
Vp
VDDQ
Vref
0V
Vo
EN
> 1.2V
VDDQ/2
VTT Tracking
Figure 7: Recommended startup for memory tracking
operation (Vtt-DDR)
Figure 5 shows the recommended startup sequence
for
the
normal
(non-tracking,
non-sequencing)
operation of IR3846, when Enable is used as a logic
input. In this operating mode Vref is left floating.
Figure 6 shows the recommended startup sequence
for sequenced operation of IR3846 with Enable used
as logic input. Figure 7 shows the recommended
startup sequence for tracking operation of IR3846 with
Enable used as logic input. For this mode of
operation, Vref should be connected to LGND.
PRE-BIAS STARTUP
IR3846 is able to start up into pre-charged output,
which prevents oscillation and disturbances of the
output voltage.
The output starts in asynchronous fashion and keeps
the synchronous MOSFET (Sync FET) off until the
first gate signal for control MOSFET (Ctrl FET) is
generated. Figure 8 shows a typical Pre-Bias
condition at start up. The sync FET always starts with
a narrow pulse width (12.5% of a switching period)
and gradually increases its duty cycle with a step of
12.5% until it reaches the steady state value. The
number of these startup pulses for each step is 16
and it’s internally programmed. Figure 9 shows the
series of 16x8 startup pulses.
Vo
[V]
[Time]
Pre-Bias
Voltage
Figure 8: Pre-Bias startup
...
...
...
HDRv
...
...
...
16
End of
PB
LDRv
12.5%
25%
87.5%
16
...
...
...
...
Figure 9: Pre-Bias startup pulses
SOFT-START
IR3846 has an internal digital soft-start to control the
output voltage rise and to limit the current surge at the
start-up. To ensure correct start-up, the soft-start
sequence initiates when the Enable and VCC rise



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com