SL40307A-R19KHF datasheet(4/53 Pages) IRF

4 / 53 page

IR3846

4 www.irf.com

August 01, 2013

PIN DESCRIPTIONS

PIN #

PIN NAME

PIN DESCRIPTION

PVin

Input voltage for power stage. Bypass capacitors between PVin and

PGND should be connected very close to this pin and PGND; also forms

input to feedforward block

2, 3, 22, 23, 26

No Connect

Boot

Supply voltage for high side driver

Enable

Enable pin to turning on and off the IC.

Rt/Sync

Use an external resistor from this pin to LGND to set the switching

frequency, very close to the pin. This pin can also be used for external

synchronization.

OCset

Current limit setpoint. This pin allows the trip point to be set to one of

three possible settings by either floating this pin, tying it to VCC or tying it

to PGnd.

Vsns

Sense pin for OVP and PGood

Inverting input to the error amplifier. This pin is connected directly to the

output of the regulator or to the output of the remote sense amplifier, via

resistor divider to set the output voltage and provide feedback to the

error amplifier.

COMP

Output of error amplifier. An external resistor and capacitor network is

typically connected from this pin to FB to provide loop compensation.

RSo

Remote Sense Amplifier Output

12, 25

PGND

Power ground. This pin should be connected to the system’s power

ground plane. Bypass capacitors between PVin and PGND should be

connected very close to PVIN pin (pin 1) and this pin.

LGND

Signal ground for internal reference and control circuitry.

S_Ctrl

Soft start/stop control. A high logic input enables the device to go into the

internal soft start; a low logic input enables the output soft discharged.

Pull this pin high if this function is not used.

RS-

Remote Sense Amplifier input. Connect to ground at the load.

RS+

Remote Sense Amplifier input. Connect to output at the load.

Vref

External reference voltage can be used for margining operation. A

capacitor between 100pF and 180pF should be connected between this

pin and LGnd. Tie to LGnd for tracking function.

Used for voltage sequencing and tracking. Leave open if sequencing or

tracking is not needed, ensuring that there is no capacitor on the pin.

PGD

Power Good status pin. Output is open drain. Connect a pull up resistor

from this pin to VCC.

Vin

Input Voltage for LDO.

VCC/LDO_out

Bias Voltage for IC and driver section, output of LDO. Add a minimum of

4.7uF bypass cap from this pin to PGnd.

Switch node. This pin is connected to the output inductor.

SL40307A-R19KHF 数据表(PDF) 4 Page - International Rectifier

SL40307A-R19KHF 数据表(HTML) 4 Page - International Rectifier

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

数据表下载