P8044AH-R0117 datasheet(24/65 Pages) INNOVASIC

24 / 65 page

IA8044/IA8344

Data Sheet

SDLC Communications Controller

March 30, 2010

IA211010112-04

http://www.Innovasic.com

UNCONTROLLED WHEN PRINTED OR COPIED

Customer Support:

Page 24 of 65

1-888-824-4184

4.5

Ports

Ports P0, P1, P2, and P3 are SFRs. The contents of the SFR can be observed on corresponding

pins on the chip. Writing a ―1‖ to any of the ports causes the corresponding pin to be at high level

(VCC), and writing a ―0‖ causes the corresponding pin to be held at low level (GND).

All four ports on the chip are bi-directional. Each of them consists of a Latch (SFR P0 to P3), an

output driver, and an input buffer, so the CPU can output or read data through any of these ports if

they are not used for alternate purposes.

Ports P0, P1, P2, and P3 can perform some alternate functions. Ports P0 and P2 are used to access

external memory. In this case, port ―p0‖ outputs the multiplexed lower eight bits of address with

―ALE‖ strobe high and then reads/writes eight bits of data. Port P2 outputs the higher eight bits of

address. Keeping ―ea‖ pin low (tied to GND) activates this alternate function for Ports P0 and P2.

Port P3 and P1 can perform some alternate functions. The pins of Port P3 are multifunctional.

They can perform the additional functions described in Table 10.

Table 10. Additional Functions of Port P3

Symbol

Function

P3.0

RxD, I/O

In point-to-point or multipoint configurations (SMD.3 = 0) this pin is I/O and signals

the direction of data flow on DATA (P3.1). In loop mode (SMD.3 = 1) and

diagnostic mode this pin is RxD, Receive Data input.

P3.1

TxD, DATA

In point-to-point or multipoint configurations (SMD.3 = 0) this pin is DATA and is

the transmit/receive data pin. In loop mode (SMD.3 = 1) this pin is the transmit

data, TxD pin. Writing a

―0‖ to this port buffer bit enables the diagnostic mode.

P3.2

INT0

External Interrupt 0 input. Also gate control input for Counter 0.

P3.3

INT1

External Interrupt 1 input. Also gate control input for Counter 1.

P3.4

Timer/Counter 0 external input. Setting the appropriate bits in the Special

Function Registers TCON and TMOD activates this function.

P3.5

T1, SCLK

Timer/Counter 1 external input. Setting the appropriate bits in the SFRs TCON

and TMOD activates this function. Can also function as the external clock source

for the SIU.

P3.6

External Data Memory write strobe, active LOW. This function is activated by a

CPU write access to External Data Memory (i.e., MOVX @DPTR, A).

P3.7

External Data Memory read strobe, active LOW. This function is activated by a

CPU read access from External Data Memory (i.e., MOVX A, @DPTR).

P1.6

RTS

Request To Send output, active low.

P1.7

CTS

Clear To Send input, active low.

4.6

Port Registers

4.6.1

Port 0 (P0)

Table 11 presents the values for Port 0 (P0), a general purpose, 8-bit, I/O port and multiplexed low

order address and data bus with open-drain output buffers.

P8044AH-R0117 数据表(PDF) 24 Page - InnovASIC, Inc

P8044AH-R0117 数据表(HTML) 24 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载