数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P8044AH-R0117 数据表(PDF) 36 Page - InnovASIC, Inc

部件名 P8044AH-R0117
功能描述  SDLC Communications Controller
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INNOVASIC [InnovASIC, Inc]
网页  http://www.innovasic.com
标志 INNOVASIC - InnovASIC, Inc

P8044AH-R0117 数据表(HTML) 36 Page - InnovASIC, Inc

Back Button P8044AH-R0117 Datasheet HTML 32Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 33Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 34Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 35Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 36Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 37Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 38Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 39Page - InnovASIC, Inc P8044AH-R0117 Datasheet HTML 40Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 65 page
background image
IA8044/IA8344
Data Sheet
SDLC Communications Controller
March 30, 2010
IA211010112-04
http://www.Innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 36 of 65
1-888-824-4184
®
Bit [3]—PT1 → (IP.3) Timer 1 interrupt priority bit
Bit [2]—PX1 → (IP.2) External Interrupt 1 interrupt priority bit
Bit [1]—PT0 → (IP.1) Timer 0 interrupt priority bit
Bit [0]—PX0 → (IP.0) External Interrupt 0 interrupt priority bit
4.9.7
Interrupt Enable Register (IE)
Table 30 presents the interrupt enable register, which contains the global interrupt enable bit and
individual interrupt enable bits. Setting a bit enables the corresponding interrupt.
Table 30. Interrupt Enable Register
7
6
5
4
3
2
1
0
EA
ES
ET1
EX1
ET0
EX0
Bit [7]—EA → (PCON.7) Enable all interrupts bit
Bit [6]—(PCON.6)
Bit [5]—(PCON.5)
Bit [4]—ES → (PCON.4) SIU interrupt enable bit
Bit [3]—ET1 → (PCON.3) Timer 1 interrupt enable bit
Bit [2]—EX1→ (PCON.2) External Interrupt 1 interrupt enable bit
Bit [1]—ET0→ (PCON.1) Timer 0 interrupt enable bit
Bit [0]—EX0→ (PCON.7) External Interrupt 0 interrupt enable bit
4.10
SIU
—Serial Interface Unit
The SIU is a serial interface customized to support SDLC/HDLC protocol. As such, it supports
Zero Bit insertion/deletion, flags automatic access recognition and a 16-bit CRC. The SIU has
two modes of operation AUTO and FLEXIBLE. The AUTO mode uses a subset of the SDLC
protocol implemented in hardware. This frees the CPU from having to respond to every frame but
limits the frame types. In the FLEXIBLE mode every frame is under CPU control and therefore
more options are available. The SIU is controlled by and communicates to the CPU by using
several SFRs. Data transmitted by or received by the SIU is stored in the 192-byte internal RAM
in blocks referred to as the transmit and receive buffers. The SIU can support operation in one of



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com