 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
P8044AH-R0117 数据表(PDF) 56 Page - InnovASIC, Inc |
|
|
|||||||||||||||||||||||||||||
P8044AH-R0117 数据表(HTML) 56 Page - InnovASIC, Inc |
|
|
56 / 65 page  IA8044/IA8344 Data Sheet SDLC Communications Controller March 30, 2010 IA211010112-04 http://www.Innovasic.com UNCONTROLLED WHEN PRINTED OR COPIED Customer Support: Page 56 of 65 1-888-824-4184 ® 6. Reset A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods) while the oscillator is running. The CPU responds by generating an internal reset, which is executed during the second cycle in which RST is high. The internal reset sequence affects all SFRs as shown in Table 52. The internal reset sequence does not affect the contents of internal RAM. Table 52. Reset Values Register Register Reset value PC 0000H ACC 00000000B B 00000000B PSW 00000000B SP 00000111B DPTR 0000H P0 –P3 11111111B IP XXX00000B IE 0XX00000B TMOD 00000000B TCON 00000000B TH0 00000000B TL0 00000000B TH1 00000000B TL1 00000000B SMD 00000000B STS 00000000B NSNR 00000000B STAD XXXXXXXXB TBS XXXXXXXXB TBL XXXXXXXXB TCB XXXXXXXXB RBS XXXXXXXXB RBL XXXXXXXXB RFL XXXXXXXXB RCB XXXXXXXXB DMA CNT 00000000B FIFO1 00000000B FIFO2 00000000B FIFO3 00000000B SIUST 00000001B |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
