数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C90PC 数据表(PDF) 7 Page - Advanced Micro Devices

部件名 AM79C90PC
功能描述  CMOS Local Area Network Controller for Ethernet (C-LANCE)
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C90PC 数据表(HTML) 7 Page - Advanced Micro Devices

Back Button AM79C90PC Datasheet HTML 3Page - Advanced Micro Devices AM79C90PC Datasheet HTML 4Page - Advanced Micro Devices AM79C90PC Datasheet HTML 5Page - Advanced Micro Devices AM79C90PC Datasheet HTML 6Page - Advanced Micro Devices AM79C90PC Datasheet HTML 7Page - Advanced Micro Devices AM79C90PC Datasheet HTML 8Page - Advanced Micro Devices AM79C90PC Datasheet HTML 9Page - Advanced Micro Devices AM79C90PC Datasheet HTML 10Page - Advanced Micro Devices AM79C90PC Datasheet HTML 11Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 62 page
background image
Am79C90
7
PRELIMINARY
READ
(Input/Output, Three-State)
Indicates the type of operation to be performed in the
current bus cycle. This signal is an output when the
C-LANCE is a Bus Master.
High — Data is taken off the DAL lines by the
C-LANCE.
Low — Data is placed on the DAL lines by the
C-LANCE.
The signal is an input when the C-LANCE is a Bus
Slave.
High — Data is placed on the DAL lines by the
C-LANCE.
Low — Data is taken off the DAL lines by the
C-LANCE.
READY
(Input/Output, Open Drain)
When the C-LANCE is a Bus Master, READY is an
asynchronous acknowledgment from the bus memory
that it will accept data in a WRITE cycle or that it has
put data on the DAL lines in a READ cycle.
As a Bus Slave, the C-LANCE asserts READY when it
has put data on the DAL lines during a READ cycle or
is about to take data off the DAL lines during a write
cycle. READY is a response to DAS and will return High
after DAS has gone High. READY is an input when the
C-LANCE is a Bus Master and an output when the
C-LANCE is a Bus Slave.
RENA
Receive Enable (Input)
A logical input that indicates the presence of carrier on
the channel.
RESET
Reset (Input)
Reset causes the C-LANCE to cease operation, clear
its internal logic, force all three-state buffers to the high-
impedance state, and enter an idle state with the stop
bit of CSR0 set. It is recommended that a 3.3 k
Ω pullup
resistor be connected to this pin.
RX
Receive (Input)
Receive Input Bit Stream.
TCLK
Transmit Clock (Input)
10 MHz clock.
TENA
Transmit Enable (Output)
Transmit Output Bit Stream enable. When asserted, it
enables valid transmit output (TX).
TX
Transmit (Output)
Transmit Output Bit Stream.
V
DD
Power Supply Pin +5 V
±5%
It is recommended that 0.1
µF and 10 µF decoupling
capacitors be used between V
DD and VSS.
V
SS
Ground
Pin 1 and 24 (48-Pin DlPs) should be connected
together externally, as close to the chip as possible.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com