数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC5687IPZP 数据表(PDF) 33 Page - Texas Instruments

Click here to check the latest version.
部件名 DAC5687IPZP
功能描述  16-BIT, 500 MSPS 2?? INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DAC5687IPZP 数据表(HTML) 33 Page - Texas Instruments

Back Button DAC5687IPZP Datasheet HTML 29Page - Texas Instruments DAC5687IPZP Datasheet HTML 30Page - Texas Instruments DAC5687IPZP Datasheet HTML 31Page - Texas Instruments DAC5687IPZP Datasheet HTML 32Page - Texas Instruments DAC5687IPZP Datasheet HTML 33Page - Texas Instruments DAC5687IPZP Datasheet HTML 34Page - Texas Instruments DAC5687IPZP Datasheet HTML 35Page - Texas Instruments DAC5687IPZP Datasheet HTML 36Page - Texas Instruments DAC5687IPZP Datasheet HTML 37Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 79 page
background image
www.ti.com
R/W
t(SCLKL)
SDENB
SCLK
SDIO
N1 N0
A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0
SDENB
SCLK
SDIO
Instruction Cycle
Data Transfer Cycle(s)
ts(SDENB)
t(SCLK)
th(SDIO)
ts(SDIO)
t(SCLKH)
T0037-02
A4
R/W
D7
SDENB
SCLK
SDIO
N1 N0 A4 A3 A2 A1 A0
D6 D5 D4 D3 D2
D0 0
Instruction Cycle
Data Transfer Cycle(s)
SDO
D7 D6 D5 D4 D3 D2 D1 D0 0
3-Pin Configuration
Output
4-Pin Configuration
Output
SDENB
SCLK
SDIO
Data n
Data n−1
SDO
td(DATA)
D1
T0038-02
DAC5687
SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006
Figure 33. Serial-Interface Write Timing Diagram
Figure 34 shows the serial interface timing diagram for a DAC5687 read operation. SCLK is the serial interface
clock input to the DAC5687. Serial data enable SDENB is an active-low input to the DAC5687. SDIO is serial
data in during the instruction cycle. In three-pin configuration, SDIO is data out from the DAC5687 during the
data transfer cycle(s), while SDO is in a high-impedance state. In four-pin configuration, SDO is data out from the
DAC5687 during the data transfer cycle(s). At the end of the data transfer, SDO outputs low on the final falling
edge of SCLK until the rising edge of SDENB, when it goes into the high-impedance state.
Figure 34. Serial-Interface Read Timing Diagram
Copyright © 2005–2006, Texas Instruments Incorporated
Submit Documentation Feedback
33
Product Folder Link(s): DAC5687



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com