DAC5687IPZP datasheet(49/79 Pages) TI

49 / 79 page

www.ti.com

Coarse Mixer (CMIX) Synchronization

B0169-01

PHSTR

PLLLOCK

MUX

CLK1

CLK1C

{PLLVDD,inv_plllock,dual_clk}

clk_in

Clock

Generator

CLK2

CLK2C

clk_out

FIFO

PHSTRSyncto

CoarseMixer

PLL VCO

clk_cmix

Sequencer

Reset

sync_cm

DAC5687

SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006

The coarse mixer implements the fDAC/2 and fDAC/4 (and –fDAC/4) fixed complex mixing operation using simple

complements of the data-path signals to create the proper sequences. The sequences are controlled using a

simple counter, and this counter can be synchronously reset using the PHSTR signal.

Similar to the NCO, the PHSTR signal used by the coarse mixer is from the FIFO output. This introduces the

same uncertainty effect due to the FIFO input-to-output pointer relationship. Bypassing the FIFO and using the

dual external clock mode without FIFO eliminates this uncertainty for systems using multiple DAC5687 devices

when this cannot be tolerated. Using the internal PLL, as with the NCO, allows the complete control and

synchronization of the coarse mixer.

Figure 56. Logic Path for PHSTR Synchronization Signal to CMIX Reset

To enable the PHSTR synchronous reset, the serial interface bit sync_cm in register SYNC_CNTL must be set.

The coarse mixer sequence counter is held in reset when PHSTR is low and operates when PHSTR is high.

Submit Documentation Feedback

Product Folder Link(s): DAC5687

DAC5687IPZP 数据表(PDF) 49 Page - Texas Instruments

DAC5687IPZP 数据表(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载