 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DAC5687IPZP 数据表(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5687IPZP 数据表(HTML) 9 Page - Texas Instruments |
|
|
9 / 79 page  www.ti.com ELECTRICAL CHARACTERISTICS (DIGITAL SPECIFICATIONS) DAC5687 SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006 ELECTRICAL CHARACTERISTICS (AC SPECIFICATIONS) (continued) over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 0 V (= 3.3 V for PLL clock mode), IOVDD = 3.3 V, DVDD = 1.8 V, IOUTFS = 19.2 mA, external clock mode, 4:1 transformer output termination, 50- Ω doubly terminated load (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Single carrier, baseband, X4, PLL clock mode, 78.4 CLK1 = 122.88 MHz Single carrier, baseband, X4, PLL clock mode, 78.5 CLK2 = 491.52 MHz Single carrier, IF = 153.6 MHz, X4 CMIX, external clock 70.9 mode, CLK2 = 491.52 MHz Two carrier, IF = 153.6 MHz, X4 CMIX, external clock 67.8 mode, CLK2 = 491.52 MHz Four carrier, baseband, X4, external clock mode, 76.1 CLK2 = 491.52 MHz ACLR(4) Adjacent channel leakage ratio dBc Four carrier, IF = 92.16 MHz, X4L, external clock mode, 66.8 CLK2 = 491.52 MHz Single carrier, IF = 153.6 MHz, X4 CMIX, external clock 72.2 mode, CLK2 = 491.52 MHz, DVDD = 2.1 V Two carrier, IF = 153.6 MHz, X4 CMIX, external clock 69.3 mode, CLK2 = 491.52 MHz, DVDD = 2.1 V Four carrier, baseband, X4, external clock mode, 68.5 CLK2 = 491.52 MHz, DVDD = 2.1 V Four carrier, IF = 92.16 MHz, X4L, external clock mode, 66.3 CLK2 = 491.52 MHz, DVDD = 2.1 V 50-MHz offset, 1-MHz BW, single carrier, baseband, 92 X4, external clock mode, CLK2 = 491.52 MHz 50-MHz offset, 1-MHz BW, four carrier, baseband, 81 X4, external clock mode, CLK2 = 491.52 MHz Noise floor dBc 50-MHz offset, 1-MHz BW, single carrier, baseband, 88 X4, PLL clock mode, CLK1 = 122.88 MHz 50-MHz offset, 1-MHz BW, four carrier, baseband, 81 X4, PLL clock mode, CLK1 = 122.88 MHz (4) W-CDMA with 3.84-MHz BW, 5-MHz spacing, centered at IF. TESTMODEL 1, 10 ms over recommended operating free-air temperature range, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 3.3 V, IOVDD = 3.3 V, DVDD = 1.8 V, IOUTFS = 19.2 mA (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT CMOS INTERFACE VIH High-level input voltage 2 3 V VIL Low-level input voltage 0 0 0.8 V VIH High-level input voltage IOVDD = 1.8 V 1.26 V VIL Low-level input voltage IOVDD = 1.8 V 0.54 V IIH High-level input current –40 40 µA IIL Low-level input current –40 40 µA Input capacitance 5 pF Iload = –100 µA IOVDD – 0.2 VOH PLLLOCK, SDO, SDIO V Iload = –8 mA 0.8 IOVDD Iload = 100 µA 0.2 VOL PLLLOCK, SDO, SDIO V Iload = 8 mA 0.22 IOVDD External or dual-clock modes 0 250 Input data rate MSPS PLL clock mode 2.5 160 Copyright © 2005–2006, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Link(s): DAC5687 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
