I2CCON datasheet(97/210 Pages) MICROCHIP

97 / 210 page

DS70139G-page 97

dsPIC30F2011/2012/3012/3013

14.0

I2C™ MODULE

The Inter-Integrated Circuit (I2CTM) module provides

complete hardware support for both Slave and

Multi-Master modes of the I2C serial communication

standard, with a 16-bit interface.

This module offers the following key features:

•I2C interface supporting both master and slave

operation.

•I2C Slave mode supports 7-bit and 10-bit

addressing.

•I2C Master mode supports 7-bit and 10-bit

addressing.

•I2C port allows bidirectional transfers between

master and slaves.

• Serial clock synchronization for I2C port can be

used as a handshake mechanism to suspend and

resume serial transfer (SCLREL control).

•I2C supports multi-master operation; detects bus

collision and will arbitrate accordingly.

14.1

Operating Function Description

The hardware fully implements all the master and slave

functions of the I2C Standard and Fast mode

specifications, as well as 7 and 10-bit addressing.

Thus, the I2C module can operate either as a slave or

a master on an I2C bus.

14.1.1

VARIOUS I2C MODES

The following types of I2C operation are supported:

•I2C slave operation with 7-bit addressing

•I2C slave operation with 10-bit addressing

•I2C master operation with 7-bit or 10-bit addressing

See the I2C programmer’s model (Figure 14-1).

14.1.2

PIN CONFIGURATION IN I2C MODE

I2C has a 2-pin interface; the SCL pin is clock and the

SDA pin is data.

14.1.3

I2C REGISTERS

I2CCON and I2CSTAT are control and status registers,

respectively. The I2CCON register is readable and

writable. The lower 6 bits of I2CSTAT are read-only.

The remaining bits of the I2CSTAT are read/write.

I2CRSR is the shift register used for shifting data,

whereas I2CRCV is the buffer register to which data

bytes are written, or from which data bytes are read.

I2CRCV is the receive buffer as shown in Figure 14-1.

I2CTRN is the transmit register to which bytes are

written during a transmit operation, as shown in

Figure 14-2.

The I2CADD register holds the slave address. A Status

bit, ADD10, indicates 10-bit Address mode. The

I2CBRG acts as the Baud Rate Generator reload

value.

In receive operations, I2CRSR and I2CRCV together

form a double-buffered receiver. When I2CRSR

receives a complete byte, it is transferred to I2CRCV

and

interrupt

pulse

generated.

During

transmission, the I2CTRN is not double-buffered.

FIGURE 14-1:

PROGRAMMER’S MODEL

Note:

This data sheet summarizes features of

this group of dsPIC30F devices and is not

intended to be a complete reference

source. For more information on the CPU,

peripherals,

descriptions

and

general device functionality, refer to the

“dsPIC30F Family Reference Manual”

(DS70046).

Note:

Following a Restart condition in 10-bit

mode, the user only needs to match the

first 7-bit address.

Bit 7

Bit 0

I2CRCV (8 bits)

Bit 7

Bit 0

I2CTRN (8 bits)

Bit 8

Bit 0

I2CBRG (9 bits)

Bit 15

Bit 0

I2CCON (16 bits)

Bit 15

Bit 0

I2CSTAT (16 bits)

Bit 9

Bit 0

I2CADD (10 bits)

I2CCON 数据表(PDF) 97 Page - Microchip Technology

I2CCON 数据表(HTML) 97 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

I2CCON 数据表(PDF) 97 Page - Microchip Technology

I2CCON 数据表(HTML) 97 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载