数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FT313HQ-R 数据表(PDF) 31 Page - List of Unclassifed Manufacturers

部件名 FT313HQ-R
功能描述  Future Technology Devices International Ltd
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

FT313HQ-R 数据表(HTML) 31 Page - List of Unclassifed Manufacturers

Back Button FT313HQ-R Datasheet HTML 27Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 28Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 29Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 30Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 31Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 32Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 33Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 34Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 35Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 67 page
background image
Copyright © 2013 Future Technology Devices International Limited
31
Document No.: FT_000589
FT313H USB2.0 HS Host Controller Datasheet Version 1.2
Clearance No.: FTDI# 318
Bit
Name
Type
Default value
Description
2
INTR_POL
R/W
1’b0
Interrupt Polarity
0: active LOW
1: active HIGH
1
INTR_LEVEL
R/W
1’b0
Interrupt Level
0: level trigger
1: Edge trigged. The pulse width
depends on the NO_OF_CLK bits in
the EDGEINTC register.
0
GLOBAL_INTR_EN
R/W
1’b0
Globe interrupt enable
0: INT assertion disabled. INT will
never be asserted, regardless of
other settings or INT events.
1: INT assertion enabled. INT will be
asserted according to the HCINTEN
register, and event setting and
occurrence.
Table 5-14 HW mode register
5.3.4 EDGEINTC register (address = 88h)
Bit
Name
Type
Default value
Description
[31:24]
MIN_WIDTH
R/W
8’b0
Minimum Interval
Indicates the minimum interval between two
edge interrupts in uSOFs (1 uSOF = 125us).
This is not valid for level interrupts. A count
of zero means that an interrupt occurs as
when an event occurs.
[23:16]
Reserved
RO
8’b0
-
[15: 0]
NO_OF_CLK
R/W
16’b1F
Number of clocks
Number of clocks that an Edge Interrupt
must be kept asserted on the interface. The
default INT pulse width is approximately
500ns. (N+1)*60MHz system clock.
Table 5-15 Edge interrupt control register
5.3.5 SWRESET register (address = 8Ch)
Bit
Name
Type
Default value
Description
[15: 8]
Reserved
RO
8’b0
-
[7: 6]
INTF_MODE
RO
2’b00
Interface mode
00b: Reserved
01b: Generic
Multiplex mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com