数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FT313HQ-R 数据表(PDF) 36 Page - List of Unclassifed Manufacturers

部件名 FT313HQ-R
功能描述  Future Technology Devices International Ltd
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

FT313HQ-R 数据表(HTML) 36 Page - List of Unclassifed Manufacturers

Back Button FT313HQ-R Datasheet HTML 32Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 33Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 34Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 35Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 36Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 37Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 38Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 39Page - List of Unclassifed Manufacturers FT313HQ-R Datasheet HTML 40Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 67 page
background image
Copyright © 2013 Future Technology Devices International Limited
36
Document No.: FT_000589
FT313H USB2.0 HS Host Controller Datasheet Version 1.2
Clearance No.: FTDI# 318
Bit
Name
Type
Default value
Description
disconnect
Indicates that wake up event is triggered.
The INT line will be asserted if the
respective enable bit in the HCINTEN
register is set.
0: No wake up event has occurred on the
port when device connects or disconnects.
1: Wake up event has occurred on the port
when device connects or disconnects.
6
OCINT
R/WC
1’b0
Overcurrent interrupt
Indicates that overcurrent event is
triggered. The INT line will be asserted if
the respective enable bit in the HCINTEN
register is set.
0: No overcurrent event has occurred.
1: Overcurrent event has occurred.
5
CLKREADY
R/WC
1’b0
Clock ready
Indicates that internal clock signals are
running stable. The INT line will be asserted
if the respective enable bit in the HCINTEN
register is set.
0: No clock ready event has occurred.
1: Clock ready event has occurred.
4
BUSINACTIVE
R/WC
1’b0
USB Bus inactive interrupt
Indicates that USB bus is inactive. The INT
line will be asserted if the respective enable
bit in the HCINTEN register is set.
0: USB bus is active.
1: USB bus is inactive.
3
REMOTEWKINT
R/WC
1’b0
Remote Wake up interrupt
Indicates INT was generated when the host
controller remote wakeup. The INT line will
be asserted if the respective enable bit in
the HCINTEN register is set.
0: No remote wake up.
1: Remote wake up event occurred.
2
DMAEOTINT
R/WC
1’b0
DMA EOT interrupt
Indicates the DMA transfer completion. The
INT line will be asserted if the respective
enable bit in the HCINTEN register is set.
0: No DMA transfer is completed.
1: DMA transfer is completed.
1
SOFINT
R/WC
1’b0
SOF interrupt
The INT line will be asserted if the
respective bit enable is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com