DM385 datasheet(129/281 Pages) TI

129 / 281 page

DM385, DM388

www.ti.com

SPRS821D – MARCH 2013 – REVISED DECEMBER 2013

Power, Reset, Clocking, and Interrupts

7.1

Power, Reset and Clock Management (PRCM) Module

The PRCM module is the centralized management module for the power, reset, and clock control signals

of the device. It interfaces with all the components on the device for power, clock, and reset management

through power-control signals. It integrates enhanced features to allow the device to adapt energy

consumption dynamically, according to changing application and performance requirements. The

innovative hardware architecture allows a substantial reduction in leakage current.

The PRCM module is composed of two main entities:

•

Power reset manager (PRM): Handles the power, reset, wake-up management, and system clock

source control (oscillator)

•

Clock manager (CM): Handles the clock generation, distribution, and management.

For more details on the PRCM, see the Power, Reset, and Clock Management (PRCM) Module chapter in

the device-specific Technical Reference Manual.

7.2

Power

7.2.1

Voltage and Power Domains

Every Module within the device belongs to a Core Logic Voltage Domain, Memory Voltage Domain, and a

Power Domain (see Table 7-1).

Table 7-1. Voltage and Power Domains

CORE LOGIC

MEMORY VOLTAGE

POWER

MODULE(S)

VOLTAGE DOMAIN

DOMAIN

ARM_L

ARM_M

ARM Cortex-A8 Subsystem, SmartReflex Sensor 0

ATL, HDMI, DMM, EDMA, ELM, DDR, EMAC Switch,

GPIO Banks 0/1/2/3, GPMC, I2C0/1/2/3, IPC,

MCASP0/1, OCMC SRAM, PCIE, PRCM, RTC,

ALWAYS ON

CORE_L

CORE_M

SD/MMC0/1/2, SPI01/2/3, Timer1/2/3/4/5/6/7/8,

UART0/1/2, USB0/1, WDT0, System Interconnect,

JTAG, Media Controller, ISS, SmartReflex Control

Module 0/1, SmartReflex Sensor 1

ISP

ISP, CSI2 PHY LOGIC

HDVPSS

HDVPSS, SD-DAC, HD-DAC

HDVICP_L

HDVICP_M

HDVICP

HDVICP2, SmartReflex Sensor 2

7.2.1.1

Core Logic Voltage Domains

The device contains three Core Logic Voltage Domains. These domains define groups of Modules that

share the same supply voltage for their core logic. Each Core Logic Voltage Domain is powered by a

dedicated supply voltage rail that can be independently scaled using SmartReflex technology to trade off

power versus performance. Table 7-2 shows the mapping between the Core Logic Voltage Domains and

their associated supply pins.

Power, Reset, Clocking, and Interrupts

129

Submit Documentation Feedback

Product Folder Links: DM385 DM388

DM385 数据表(PDF) 129 Page - Texas Instruments

DM385 数据表(HTML) 129 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载