数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16LC620-04/SS 数据表(PDF) 79 Page - Microchip Technology

部件名 PIC16LC620-04/SS
功能描述  EPROM-Based 8-Bit CMOS Microcontroller
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16LC620-04/SS 数据表(HTML) 79 Page - Microchip Technology

Back Button PIC16LC620-04/SS Datasheet HTML 75Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 76Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 77Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 78Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 79Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 80Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 81Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 82Page - Microchip Technology PIC16LC620-04/SS Datasheet HTML 83Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 108 page
background image
© 1998 Microchip Technology Inc.
Preliminary
DS30235G-page 79
PIC16C62X
12.0
89ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings †
Ambient Temperature under bias .............................................................................................................. -40
° to +125°C
Storage Temperature................................................................................................................................. -65
° to +150°C
Voltage on any pin with respect to VSS (except VDD and MCLR)....................................................... -0.6V to VDD +0.6V
Voltage on VDD with respect to VSS ................................................................................................................ 0 to +7.5V
Voltage on MCLR with respect to VSS (Note 2)..................................................................................................0 to +14V
Total power Dissipation (Note 1) ...............................................................................................................................1.0W
Maximum Current out of VSS pin...........................................................................................................................300 mA
Maximum Current into VDD pin .............................................................................................................................250 mA
Input Clamp Current, IIK (VI <0 or VI> VDD)
......................................................................................................................±20 mA
Output Clamp Current, IOK (VO <0 or VO>VDD)
...............................................................................................................±20 mA
Maximum Output Current sunk by any I/O pin ........................................................................................................25 mA
Maximum Output Current sourced by any I/O pin ...................................................................................................25 mA
Maximum Current sunk by PORTA and PORTB ...................................................................................................200 mA
Maximum Current sourced by PORTA and PORTB ..............................................................................................200 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD -
∑ IOH} + ∑ {(VDD-VOH) x IOH} + ∑(VOl x IOL)
† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at those or any other conditions above
those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions
for extended periods may affect device reliability.
Note:
Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up.
Thus, a series resistor of 50-100
Ω should be used when applying a "low" level to the MCLR pin rather
than pulling this pin directly to VSS.
Note:
Voltage spikes below VSS at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up.
Thus, a series resistor of 50-100
Ω should be used when applying a "low" level to the MCLR pin rather
than pulling this pin directly to VSS.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com