| 数据搜索系统,热门电子元器件搜索 |
|
SPEAR320S-2 数据表(PDF) 91 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S-2 数据表(HTML) 91 Page - STMicroelectronics |
|
91 / 113 page ![]() SPEAr320S Timing requirements Doc ID 022508 Rev 2 91/113 5.10 GPIO/XGPIO timing characteristics For edge-sensitive signals, the interrupt line is sampled by flip flops clocked by PCLK for GPIOs and HCLK for XGPIOs, the APB and AHB clocks, normally running at 83 MHz and 166 MHz respectively. The minimum pulse width required for interrupt detection on signal edge is: 3*TPCLK (36 ns at 83 MHz) for GPIO 3*THCLK (18 ns at 166 MHz) for XGPIO |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |