 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
SPEAR320S-2 数据表(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S-2 数据表(HTML) 45 Page - STMicroelectronics |
|
|
45 / 113 page  PL_GPIO_52/B12 UART3_RX Functional mode IPU B1 GPIO_52 FSMC_CS3 FSMC_CS3 EMI_CE_3/ FSMC_CS3 FSMC_CS3 PL_GPIO_51/D10 SSP1_MOSI IPU B0 GPIO_51 SD_CD SD_CD EMI_BYTEN0 SD_CD PL_GPIO_50/A12 SSP1_CLK TMR_CPTR4 IPU GPIO_50 SD_DAT7 SD_DAT7 EMI_BYTEN1 SD_DAT7 PL_GPIO_49/C11 SSP1_SS0 TMR_CPTR3 IPU GPIO_49 SD_DAT6 SD_DAT6 EMI_D12/ FSMC_D12 SD_DAT6 PL_GPIO_48/B11 SSP1_MISO TMR_CPTR2 IPU GPIO_48 SD_DAT5 SD_DAT5 EMI_D13/ FSMC_D13 SD_DAT5 PL_GPIO_47/C10 SSP2_MOSI TMR_CPTR1 IPU GPIO_47 SD_DAT4 SD_DAT4 EMI_D14/ FSMC_D14 SD_DAT4 PL_GPIO_46/A11 SSP2_CLK TMR_CLK4 OL GPIO_46 SD_DAT3 SD_DAT3 EMI_D15/ FSMC_D15 SD_DAT3 PL_GPIO_45/B10 SSP2_SS0 TMR_CLK3 OL GPIO_45 SD_DAT2 SD_DAT2 UART1_DCD SD_DAT2 PL_GPIO_44/A10 SSP2_MISO TMR_CLK2 OL GPIO_44 SD_DAT1 SD_DAT1 UART1_DSR SD_DAT1 PL_GPIO_43/E9 PWM0 TMR_CLK1 OL GPIO_43 SD_DAT0 SD_DAT0 UART1_RTS SD_DAT0 PL_GPIO_42/D9 PWM1 UART0_DTR OH GPIO_42 I2S_RX I2S_RX UART3_TX 0 PL_GPIO_41/C9 PWM2 UART0_RI IPD GPIO_41 I2S_TX I2S_TX UART3_RX 0 PL_GPIO_40/B9 PWM3 UART0_DSR IPD GPIO_40 I2S_LR I2S_LR UART4_TX 0 PL_GPIO_39/A9 SSP1_MOSI UART0_DCD IPD GPIO_39 I2S_CLK I2S_CLK UART4_RX 0 PL_GPIO_38/A8 SSP1_CLK UART0_CTS IPD GPIO_38 PWM0 PWM0 UART5_TX 0 PL_GPIO_37/B8 SSP1_SS0 UART0_RTS OH GPIO_37 PWM1 PWM1 UART5_RX 0 PL_GPIO_36/C8 SSP1_MISO SSP0_CS4 OH GPIO_36 TOUCHSCREEN X 0 UART1_CTS UART1_CTS PL_GPIO_35/D8 SSP2_MOSI SSP0_CS3 OH GPIO_35 audio_over_samp_ clk audio_over_samp_ clk UART1_DTR UART1_DTR PL_GPIO_34/E8 SSP2_CLK SSP0_CS2 OH GPIO_34 SD_LED / PWM2 SD_LED / PWM2 UART1_RI UART1_RI PL_GPIO_33/E7 SSP2_SS0 basGPIO5 IPU GPIO_33 CAN0_TX CAN0_TX CAN0_TX UART1_DCD PL_GPIO_32/D7 SSP2_MISO basGPIO4 IPU GPIO_32 CAN0_RX CAN0_RX CAN0_RX UART1_DSR PL_GPIO_31/C7 PWM0 basGPIO3 IPU GPIO_31 CAN1_TX CAN1_TX CAN1_TX UART1_RTS PL_GPIO_30/B7 PWM1 basGPIO2 IPU GPIO_30 CAN1_RX CAN1_RX CAN1_RX 0 Table 15. PL_GPIO/PL_CLK multiplexing scheme and reset states (continued) PL_GPIO_# / ball number Extended mode primary function (SW defined) Alternate function (SW defined) Full debug mode Legacy configuration mode (SW defined) Mode 1 (Default configuration after reset) Mode 2 Mode 3 Mode 4 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
