| 数据搜索系统,热门电子元器件搜索 |
|
SPEAR320S-2 数据表(PDF) 96 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320S-2 数据表(HTML) 96 Page - STMicroelectronics |
|
96 / 113 page ![]() Timing requirements SPEAr320S 96/113 Doc ID 022508 Rev 2 5.14 SD timing characteristics Figure 29. SD timing waveform Note: In full-speed mode, the frequency is 24 MHZ (41.6 ns). The data is launched at the falling edge of the 24 MHZ clock and captured on the clock’s rising edge (the effective available time is always 20.8 ns) Table 71. SD timing requirements (high-speed mode, 48 MHz) Symbol Description Min Max Unit tCK SD_CLK clock period 20.8 – ns tD SD_CLK to SD output delay -1.60 10 tS Setup time requirement for SD inputs 7.35 tH Hold time requirement for SD inputs 0.19 Table 72. SD timing requirements (full-speed mode, 24 MHz) Symbol Description Min Max Unit tCK SD_CLK clock period 41.6 – ns tck-half SD_CLK half period 20.8 tD SD_CLK to SD output delay -0.40 10 tS Setup time requirement for SD inputs 7.35 tH Hold time requirement for SD inputs 0.19 tCK SD_CLK SD_DAT# SD_WP SD_CMD SD_LED SD_CD SD_DAT# (input) tS tH D t |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |