数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L9779WD 数据表(PDF) 32 Page - STMicroelectronics

部件名 L9779WD
功能描述  Multifunction IC for engine management system
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L9779WD 数据表(HTML) 32 Page - STMicroelectronics

Back Button L9779WD Datasheet HTML 28Page - STMicroelectronics L9779WD Datasheet HTML 29Page - STMicroelectronics L9779WD Datasheet HTML 30Page - STMicroelectronics L9779WD Datasheet HTML 31Page - STMicroelectronics L9779WD Datasheet HTML 32Page - STMicroelectronics L9779WD Datasheet HTML 33Page - STMicroelectronics L9779WD Datasheet HTML 34Page - STMicroelectronics L9779WD Datasheet HTML 35Page - STMicroelectronics L9779WD Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 170 page
background image
Functional description
L9779WD
32/170
DocID027452 Rev 5
6.4
Smart reset circuit
Figure 13. Smart reset circuit
6.4.1
Smart reset circuit functionality description
The RST pin is an input/output active when low. As output pin the Smart Reset circuit takes
into account several events of the device in order to generate the proper reset signal at RST
pin for the microcontroller and for a portion of the internal logic as well. As input pin RST
when driven low by external source for more than Trst_flt, it is used to reset the same
portion of logic of the device.
The sources of reset are:
VDD5 undervoltage disabled by MSC CONFIG_REG6 bit3 = high, default is low i.e.
enabled
Power down
Power latch, KEY_ON
VB overvoltage
VDDIO undervoltage
WDG_RST, query and answer watchdog reset
Smart reset circuit generates RST signal monitoring the VDD5 according to the graph
shown below: when VDD5 falls below VDD_UV_LOW threshold for a time longer than
TfUV_reset Smart Reset circuit asserts a RST signal (driven low) and the flag CRK_RST is
latched and resets every Read Diag operation. When VDD5 recovers to a voltage greater
than VDD_UV_HIGH RST pin is deasserted after Td_UV_rst. The RST pin is also asserted
at the first power-on phase when the KEY_ON pin goes from low to high, as a consequence
of the VDD5 absence.
Smart reset circuit generates an RST signal at power down independently of filtering time
and VDD5 voltage level. During power latch mode if NL_RST bit is set and KEY_ON signal
goes low to high again (before microcontroller was able to write PWL_EN_N=0), RST_PIN
is asserted for time TNL.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com